www.ti.com

## SN74LVTH16543-EP 3.3-V ABT 16-BIT REGISTERED TRANSCEIVER 3-STATE OUTPUTS

SCBS785B-NOVEMBER 2003-REVISED JUNE 2006

#### **FEATURES**

- Controlled Baseline
  - One Assembly/Test Site, One Fabrication Site
- Enhanced Diminishing Manufacturing Sources (DMS) Support
- Enhanced Product-Change Notification
- Qualification Pedigree (1)
- Member of the Texas Instruments Widebus™
   Family
- State-of-the-Art Advanced BiCMOS
   Technology (ABT) Design for 3.3-V Operation
   and Low Static-Power Dissipation
- Supports Mixed-Mode Signal Operation (5-V Input and Output Voltages With 3.3-V V<sub>CC</sub>)
- Supports Unregulated Battery Operation Down to 2.7 V
- I<sub>off</sub> and Power-Up 3-State Support Hot Insertion
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Typical V<sub>OLP</sub> (Output Ground Bounce)
   <0.8 V at V<sub>CC</sub> = 3.3 V, T<sub>A</sub> = 25°C
- Distributed V<sub>CC</sub> and GND Pins Minimize High-Speed Switching Noise
- Flow-Through Architecture Optimizes PCB Layout
- Latch-Up Performance Exceeds 500 mA Per JESD 17
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- (1) Component qualification in accordance with JEDEC and industry standards to ensure reliable operation over an extended temperature range. This includes, but is not limited to, Highly Accelerated Stress Test (HAST) or biased 85/85, temperature cycle, autoclave or unbiased HAST, electromigration, bond intermetallic life, and mold compound life. Such qualification testing should not be viewed as justifying use of this component beyond specified performance and environmental limits.

#### DGG OR DL PACKAGE (TOP VIEW)

		U		L
10EAB	1		56	1 <del>OEBA</del>
1LEAB	2		55	1LEBA
1CEAB	3		54	1CEBA
GND [	4		53	GND
1A1 [	5		52	] 1B1
1A2 [	6		51	] 1B2
v <sub>cc</sub> [	7		50	] v <sub>cc</sub>
1A3 [	8		49	] 1B3
1A4 [	9		48	] 1B4
1A5 [	10		47	] 1B5
GND [	11		46	GND
1A6 [	12		45	] 1B6
1A7 [	13		44	] 1B7
1A8 [	14		43	] 1B8
2A1 [	15		42	] 2B1
2A2 [	16		41	] 2B2
2A3 [	17		40	] 2B3
GND [	18		39	] GND
2A4 [	19		38	] 2B4
2A5 [	20		37	] 2B5
2A6 [	21		36	] 2B6
V <sub>CC</sub> [	22		35	] v <sub>cc</sub>
2A7 [	23		34	] 2B7
2A8 [	24		33	] 2B8
GND [	25		32	] GND
2CEAB	26		31	2CEBA
2LEAB	27		30	2LEBA
2 <del>OEAB</del> [	28		29	2 <del>OEBA</del>

#### **DESCRIPTION/ORDERING INFORMATION**

The SN74LVTH16543 is a 16-bit registered transceiver designed for low-voltage (3.3-V) V<sub>CC</sub> operation, but with the capability to provide a TTL interface to a 5-V system environment. This device can be used as two 8-bit transceivers or one 16-bit transceiver. Separate latch-enable (LEAB or LEBA) and output-enable (OEAB or OEBA) inputs are provided for each register to permit independent control in either direction of data flow.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Widebus is a trademark of Texas Instruments.

SCBS785B-NOVEMBER 2003-REVISED JUNE 2006



#### **DESCRIPTION/ORDERING INFORMATION (CONTINUED)**

The A-to-B enable (CEAB) input must be low to enter data from A or to output data from B. If CEAB is low and LEAB is low, the A-to-B latches are transparent; a subsequent low-to-high transition of LEAB puts the A latches in the storage mode. With CEAB and OEAB both low, the 3-state B outputs are active and reflect the data present at the output of the A latches. Data flow from B to A is similar, but requires using the CEBA, LEBA, and OEBA inputs.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

When  $V_{CC}$  is between 0 and 1.5 V, the device is in the high-impedance state during power up or power down. However, to ensure the high-impedance state above 1.5 V,  $\overline{OE}$  should be tied to  $V_{CC}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

This device is fully specified for hot-insertion applications using  $I_{off}$  and power-up 3-state. The  $I_{off}$  circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down. The power-up 3-state circuitry places the outputs in the high-impedance state during power up and power down, which prevents driver conflict.

#### **ORDERING INFORMATION**

T <sub>A</sub>	PACK	AGE <sup>(1)</sup>	ORDERABLE PART NUMBER	TOP-SIDE MARKING	
-40°C to 85°C	TSSOP – DGG Tape and reel		CLVTH16543IDGGREP	LH16543EP	
–55°C to 125°C	SSOP - DL	Tape and reel	CLVTH16543MDLREP	LH16543MEP	

<sup>(1)</sup> Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.


# FUNCTION TABLE<sup>(1)</sup> (each 8-bit section)

	INPUTS								
CEAB	LEAB	OEAB	Α	В					
Н	X	Χ	Χ	Z					
×	Χ	Н	Χ	Z					
L	Н	L	Χ	B <sub>0</sub> <sup>(2)</sup>					
L	L	L	L	L					
L	L	L	Н	Н					


- (1) A-to-B data flow is shown; B-to-A flow control is the same, except that it uses CEBA, LEBA, and OEBA.
- (2) Output level before the indicated steady-state input conditions were established



#### **LOGIC DIAGRAM (POSITIVE LOGIC)**



To Seven Other Channels



3





#### Absolute Maximum Ratings (1)

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
$V_{CC}$	Supply voltage range		-0.5	4.6	V
$V_{I}$	Input voltage range (2)		-0.5	7	V
Vo	Voltage range applied to any output in the high-imped	-0.5	7	V	
Vo	Voltage range applied to any output in the high state	-0.5	V <sub>CC</sub> + 0.5	V	
Io	Current into any output in the low state		128	mA	
Io	Current into any output in the high state (3)			64	mA
I <sub>IK</sub>	Input clamp current	V <sub>I</sub> < 0		<b>-</b> 50	mA
I <sub>OK</sub>	Output clamp current	V <sub>O</sub> < 0		<b>-</b> 50	mA
0	Dealers thermal impedance (4)	DGG package		81	°C/W
$\theta_{JA}$	Package thermal impedance <sup>(4)</sup>	DL package		73.5	°C/VV
T <sub>stg</sub>	Storage temperature range <sup>(5)</sup>	-65	150	°C	

<sup>(1)</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed. This current flows only when the output is in the high state and  $V_O > V_{CC}$ . The package thermal impedance is calculated in accordance with JESD 51.

## Recommended Operating Conditions<sup>(1)</sup>

			MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage		2.7	3.6	V
V <sub>IH</sub>	High-level input voltage		2		V
V <sub>IL</sub>	Low-level input voltage			0.8	V
VI	Input voltage			5.5	V
I <sub>OH</sub>	High-level output current			-32	mA
I <sub>OL</sub>	Low-level output current			64	mA
Δt/Δν	Input transition rise or fall rate	Outputs enabled		10	ns/V
Δt/ΔV <sub>CC</sub>	Power-up ramp rate		200		μs/V
_	Operating free air temperature	I temp	-40	85	°C
T <sub>A</sub>	Operating free-air temperature	M temp	-55	125	C

<sup>(1)</sup> All unused control inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

Long-term high-temperature storage and/or extended use at maximum recommended operating conditions may result in a reduction of overall device life. See http://www.ti.com/ep\_quality for additional information on enhanced plastic packaging.

SCBS785B-NOVEMBER 2003-REVISED JUNE 2006


#### **Electrical Characteristics**

over recommended operating free-air temperature range (unless otherwise noted)

PA	RAMETER	TEST COND	ITIONS	MIN	TYP <sup>(1)</sup>	MAX	UNIT		
$V_{IK}$		V <sub>CC</sub> = 2.7 V,	I <sub>I</sub> = -18 mA			-1.2	V		
		V <sub>CC</sub> = 2.7 V to 3.6 V,	I <sub>OH</sub> = -100 μA	V <sub>CC</sub> - 0.2					
$V_{OH}$		V <sub>CC</sub> = 2.7 V,	I <sub>OH</sub> = -8 mA	2.4			V		
		V <sub>CC</sub> = 3 V,	I <sub>OH</sub> = -32 mA	2					
		V <sub>CC</sub> = 2.7 V	$I_{OL} = 100 \mu A$		•	0.2			
		V <sub>CC</sub> = 2.7 V	I <sub>OL</sub> = 24 mA			0.5			
$V_{OL}$			I <sub>OL</sub> = 16 mA			0.4	V		
		V <sub>CC</sub> = 3 V	I <sub>OL</sub> = 32 mA			0.5			
			I <sub>OL</sub> = 64 mA (I temp)			0.55			
	Control	$V_{CC} = 3.6 \text{ V},$	$V_I = V_{CC}$ or GND		•	±1			
	inputs	$V_{CC} = 0 \text{ or } 3.6 \text{ V},$	V <sub>I</sub> = 5.5 V		•	10			
			V <sub>I</sub> = 5.5 V (I temp)		20				
l <sub>l</sub>	A or B port <sup>(2)</sup>	V 26V	V <sub>I</sub> = 5.5 V (M temp)			100	μΑ		
		V <sub>CC</sub> = 3.6 V	$V_I = V_{CC}$			1			
			V <sub>I</sub> = 0			<b>-</b> 5			
		V 0	$V_I$ or $V_O = 0$ to 4.5 V (I temp)		•	±100	^		
I <sub>off</sub>		$V_{CC} = 0$	$V_I$ or $V_O = 0$ to 4.5 V (M temp)			±550	μΑ		
		V - 2 V	V <sub>I</sub> = 0.8 V	75	•				
I <sub>I(hold)</sub>	A or B port	$V_{CC} = 3 V$	V <sub>I</sub> = 2 V	-75	•		μΑ		
		$V_{CC} = 3.6 \text{ V},^{(3)}$	$V_{I} = 0 \text{ to } 3.6 \text{ V}$		•	±500			
$I_{OZPU}$		$V_{CC} = 0$ to 1.5 V, $V_O = 0.5$ V to 3 V, $\overline{OE}$	= don't care			±100	μΑ		
$I_{OZPD}$		$V_{CC} = 1.5 \text{ to } 0 \text{ V}, V_{O} = 0.5 \text{ V to } 3 \text{ V}, \overline{\text{OE}}$	= don't care		•	±100	μΑ		
			Outputs high		•	0.19			
I <sub>CC</sub> <sup>(4)</sup>		$V_{CC} = 3.6 \text{ V}, I_{O} = 0, V_{I} = V_{CC} \text{ or GND}$	Outputs low		•	5	mA		
			Outputs disabled		•	0.19			
$\Delta I_{CC}$		$V_{\rm CC}$ = 3 V to 3.6 V, One input at $V_{\rm CC}$ – Other inputs at $V_{\rm CC}$ or GND	0.6 V,			0.2	mA		
Ci		V <sub>I</sub> = 3 V or 0			4		pF		
C <sub>io</sub>		V <sub>O</sub> = 3 V or 0			10		pF		

All typical values are at  $V_{CC}$  = 3.3 V,  $T_A$  = 25°C. Unused pins at  $V_{CC}$  or GND This is the bus-hold maximum dynamic current. It is the minimum overdrive current required to switch the input from one state to (3) another.

<sup>(4)</sup> This is the increase in supply current for each input that is at the specified TTL voltage level, rather than  $V_{CC}$  or GND.





#### **Timing Requirements**

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

					М ТЕ	MP		I TEMP				
				V <sub>CC</sub> = 3 ± 0.3		V <sub>CC</sub> =	2.7 V	V <sub>CC</sub> = 3 ± 0.3	.3 V V	V <sub>CC</sub> =	2.7 V	UNIT
				MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
t <sub>w</sub> Pulse duration, LEAB or LEBA low				3.3		3.3		3.3		3.3		ns
	A or B before TEAR	A or B before <del>LEAB</del> ↑ OR <del>LEBA</del> ↑	Data high	0.7		0.9		0.5		0.5		
+	Setup time	A OF B BEIOTE LEAD FOR LEBAT	Data low	1.2		1.9		0.8		1.3		ns
t <sub>su</sub>	Setup time	A or B before CEAB↑ or CEBA↑	Data high	0.5		0.8		0		0		
		A OF B Before CEAB FOR CEBA F	Data low	1.1		1.9		0.6		1.1		
		A or B before LEAB↑ OR LEBA↑	Data high	1.5		1.0		1.5		0.7		
	t <sub>h</sub> Hold time	A OI B DEIOIE LEAD   OR LEBA	Data low	1.2		1.5		1.2		1.3		ns
٠h		A or B before CEAB↑ or CEBA↑	Data high	1.7		1.1		1.7		0.9		115
		A OF B Before CLAB FOR CLBA	Data low	1.6		1.9		1.6		1.8		

#### **Switching Characteristics**


over recommended operating free-air temperature range,  $C_L = 50 \text{ pF}$  (unless otherwise noted) (see Figure 1)

				м те	MP		ITEMP					
PARAMETER	FROM (INPUT)		V <sub>CC</sub> = 3.3 V ± 0.3 V		V <sub>CC</sub> = 2.7 V		V <sub>CC</sub> = 3.3 V ± 0.3 V			V <sub>CC</sub> = 2.7 V		UNIT
			MIN	MAX	MIN	MAX	MIN	TYP <sup>(1)</sup>	MAX	MIN	MAX	
t <sub>PLH</sub>	A or D	D or A	1.2	4.7		6.5	1.2	2.3	3.2		3.7	
t <sub>PHL</sub>	A or B	B or A	1.2	5.4		6.5	1.2	2.1	3.2		3.7	ns
t <sub>PLH</sub>	ĪĒ	A or B	1.3	7.3		7.8	1.3	2.5	3.9		4.9	ns
t <sub>PHL</sub>	LE	AUB	1.3	6.9		7.8	1.3	2.3	3.9		4.9	115
t <sub>PZH</sub>	ŌĒ	A or B	1.3	6.5		7.4	1.3	2.8	4.3		5.4	ns
t <sub>PZL</sub>	OE	AUB	1.3	6.7		7.4	1.3	2.8	4.3		5.4	115
t <sub>PHZ</sub>	ŌĒ	A or B	2	5.7		7.2	2	3.5	4.7		5.2	no
t <sub>PLZ</sub>	OE	AUB	2	5.1		6.9	2	3.3	4.4		4.5	ns
t <sub>PZH</sub>	CE	A or B	1.3	6.5		7.6	1.3	3	4.5		5.6	no
t <sub>PZL</sub>	CE	AUIB	1.3	6.4		7.6	1.3	3	4.5		5.6	ns
t <sub>PHZ</sub>	CE	A or B	2	5.3		7.4	2	3.6	4.9		5.4	20
t <sub>PLZ</sub>	CE	AUIB	2	5.1		6.9	2	3.5	4.7		4.9	ns

<sup>(1)</sup> All typical values are at  $V_{CC}$  = 3.3 V,  $T_A$  = 25°C.



#### PARAMETER MEASUREMENT INFORMATION




NOTES: A. C<sub>L</sub> includes probe and jig capacitance.


- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_O$  = 50  $\Omega$ ,  $t_f \leq$  2.5 ns.  $t_f \leq$  2.5 ns.
- D. The outputs are measured one at a time, with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms




#### TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device		Package Drawing			Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
CLVTH16543IDGGREP	TSSOP	DGG	56	2000	330.0	24.4	8.6	15.6	1.8	12.0	24.0	Q1
CLVTH16543MDLREP	SSOP	DL	56	1000	330.0	32.4	11.35	18.67	3.1	16.0	32.0	Q1

www.ti.com 11-Nov-2025

#### PACKAGING INFORMATION

Orderable part number	Status	Material type	Package   Pins	Package qty   Carrier	RoHS	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
	( )	( )			(-)	(4)	(5)		(-/
CLVTH16543IDGGREP	Active	Production	TSSOP (DGG)   56	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LH16543EP
CLVTH16543MDLREP	Active	Production	SSOP (DL)   56	1000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-55 to 125	LH16543MEP
V62/04715-01XE	Active	Production	TSSOP (DGG)   56	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LH16543EP
V62/04715-02YE	Active	Production	SSOP (DL)   56	1000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-55 to 125	LH16543MEP

<sup>(1)</sup> Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF SN74LVTH16543-EP:

<sup>(2)</sup> Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

<sup>(3)</sup> RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

<sup>(4)</sup> Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

<sup>(5)</sup> MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

<sup>(6)</sup> Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

# **PACKAGE OPTION ADDENDUM**

www.ti.com 11-Nov-2025

• Catalog : SN74LVTH16543

NOTE: Qualified Version Definitions:


• Catalog - TI's standard catalog product

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 24-Jul-2025

#### TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
CLVTH16543IDGGREP	TSSOP	DGG	56	2000	330.0	24.4	8.9	14.7	1.4	12.0	24.0	Q1
CLVTH16543MDLREP	SSOP	DL	56	1000	330.0	32.4	11.35	18.67	3.1	16.0	32.0	Q1

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 24-Jul-2025




#### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
CLVTH16543IDGGREP	TSSOP	DGG	56	2000	356.0	356.0	45.0
CLVTH16543MDLREP	SSOP	DL	56	1000	356.0	356.0	53.0

# DL (R-PDSO-G56)

# PLASTIC SMALL-OUTLINE PACKAGE



NOTES:


- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MO-118

PowerPAD is a trademark of Texas Instruments.





SMALL OUTLINE PACKAGE



#### NOTES:


- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
  4. Reference JEDEC registration MO-153.



SMALL OUTLINE PACKAGE




NOTES: (continued)

- 5. Publication IPC-7351 may have alternate designs.
- 6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 8. Board assembly site may have different recommendations for stencil design.



#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you fully indemnify TI and its representatives against any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale, TI's General Quality Guidelines, or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products. Unless TI explicitly designates a product as custom or customer-specified, TI products are standard, catalog, general purpose devices.

TI objects to and rejects any additional or different terms you may propose.

Copyright © 2025, Texas Instruments Incorporated

Last updated 10/2025