



# 16-Channel, Constant-Current LED Driver with Switching Delay

Check for Samples: TLC59284

#### **FEATURES**


- 16-Channel, Constant-Current Sink Output with On and Off Control
- **Constant-Current Sink Capability:** 
  - 35 mA (V<sub>CC</sub> ≤ 3.6 V)
  - 45 mA ( $V_{CC} > 3.6 V$ )
- LED Power-Supply Voltage: Up to 10 V
- V<sub>CC</sub>: 3 V to 5.5 V
- **Constant-Current Accuracy:** 
  - Channel-to-Channel: ±1.4% (typ), ±3% (max)
  - Device-to-Device: ±2% (typ), ±4% (max)
- CMOS Logic Level I/O
- **Data Transfer Rate: 35 MHz**
- **BLANK Pulse Width: 50 ns**
- **Switching Delay for Noise Reduction**
- Operating Temperature: -40°C to +85°C

# **APPLICATIONS**

- Video Displays
- **Message Boards**

#### DESCRIPTION

The TLC59284 is a 16-channel, constant-current sink light-emitting diode (LED) driver. Each channel can be individually controlled with a simple serial communications protocol that is compatible with 3.3-V or 5-V CMOS logic levels, depending on the operating VCC. When the serial data buffer is loaded, a LAT rising edge transfers the data to the OUTn outputs. The BLANK pin can be used to turn off all OUTn outputs during power-on and output data latching to prevent unwanted image displays during these times. The constant-current value of all 16 channels is set by a single external resistor.



Typical Application Circuit (Multiple Daisy-Chained TLC59284s)

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. All trademarks are the property of their respective owners.





This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

#### PACKAGE AND ORDERING INFORMATION(1)

PRODUCT	PACKAGE-LEAD	ORDERING NUMBER	TRANSPORT MEDIA, QUANTITY
TI 050004	CCOD 24 OCOD 24	TLC59284DBQR Tape and Reel	
TLC59284	SSOP-24, QSOP-24	TLC59284DBQ	Tube, 50

<sup>(1)</sup> For the most current package and ordering information, see the Package Option Addendum at the end of this document, or visit the device product folder at www.ti.com.

# **ABSOLUTE MAXIMUM RATINGS**(1)(2)

Over operating free-air temperature range, unless otherwise noted.

		VAL	VALUE	
		MIN	MAX	UNIT
Supply voltage	V <sub>CC</sub>	-0.3	+6	V
Input voltage range, V <sub>IN</sub>	SIN, SCLK, LAT, BLANK, IREF	-0.3	$V_{CC} + 0.3$	V
Output valtage range V	Output range, SOUT	-0.3	$V_{CC} + 0.3$	V
Output voltage range, V <sub>OUT</sub>	Output range, OUT0 to OUT15	-0.3	+11	V
Current, I <sub>OUT</sub>	Output (dc), OUT0 to OUT15		+50	mA
Tomporoture	Operating junction, T <sub>J(MAX)</sub>		+150	°C
Temperature	Storage range, T <sub>stg</sub>	-55	+150	°C
Floatroatatic discharge (FCD) rations	Human body model (HBM)		4000	V
Electrostatic discharge (ESD) ratings	Charged device model (CDM)		2000	٧

<sup>(1)</sup> Stresses above these ratings may cause permanent damage. Exposure to absolute maximum conditions for extended periods may degrade device reliability. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those specified is not supported.

#### THERMAL INFORMATION

		TLC59284	
	THERMAL METRIC <sup>(1)</sup>	DBQ	UNITS
		24 PINS	
$\theta_{JA}$	Junction-to-ambient thermal resistance	91.5	
$\theta_{JCtop}$	Junction-to-case (top) thermal resistance	55.2	
$\theta_{JB}$	Junction-to-board thermal resistance	44.9	°C/W
ΨЈΤ	Junction-to-top characterization parameter	16.8	10/00
ΨЈВ	Junction-to-board characterization parameter	44.5	
$\theta_{JCbot}$	Junction-to-case (bottom) thermal resistance	N/A	

(1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.

<sup>(2)</sup> All voltage values are with respect to network ground terminal.

www.ti.com

# **RECOMMENDED OPERATING CONDITIONS**

At  $T_A = -40$ °C to +85°C, unless otherwise noted

				TLC59	284	
	PARAMETER	1	TEST CONDITIONS	MIN	MAX	UNIT
DC CHARA	CTERISTICS (V <sub>CC</sub> = 3	V to 5.5 V)				
V <sub>CC</sub>	Supply voltage			3	5.5	V
V <sub>O</sub>	Voltage applied to o	utput	OUT0 to OUT15		10	V
V <sub>IH</sub>	Lancet and the second	High	SIN, SCLK, LAT, BLANK	0.7 × V <sub>CC</sub>	V <sub>CC</sub>	V
V <sub>IL</sub>	Input voltage	Low	SIN, SCLK, LAT, BLANK	GND	0.3 × V <sub>CC</sub>	V
I <sub>OH</sub>	Outrat summent	High	SOUT		-2	mA
I <sub>OL</sub>	Output current	Low	SOUT		2	mA
ı	Comptant subject of the		OUT0 to OUT15, 3 V ≤ V <sub>CC</sub> ≤ 3.6 V	2	35	mA
l <sub>OLC</sub>	Constant output sink	current	OUT0 to OUT15, 3.6 V < V <sub>CC</sub> ≤ 5.5 V	2	45	mA
T <sub>A</sub>	Temperature range	Operating free-air		-40	+85	°C
T <sub>J</sub>	1 emperature range	Operating junction		-40	+125	°C
AC CHARA	CTERISTICS (V <sub>CC</sub> = 3	V to 5.5 V)			<u>.                                    </u>	
f <sub>CLK (SCLK)</sub>	Data shift clock frequency	uency	SCLK		35	MHz
t <sub>WH0</sub>			SCLK	10		ns
t <sub>WL0</sub>	1		SCLK	10		ns
t <sub>WH1</sub>	Pulse duration		LAT	20		ns
t <sub>WH2</sub>			BLANK	100		ns
t <sub>WL2</sub>			BLANK	50		ns
t <sub>SU0</sub>	Catur time		SIN↑↓ – SCLK↑	4		ns
t <sub>SU1</sub>	Setup time		LAT↓ – SCLK↑	10		ns
t <sub>H0</sub>	Hold time		SIN↑↓ – SCLK↑	4		ns
t <sub>H1</sub>	Hold time		LAT↓ – SCLK↑	10		ns



# **ELECTRICAL CHARACTERISTICS**

All minimum and maximum specifications are at  $T_A = -40$ °C to +85°C and  $V_{CC} = 3$  V to 5.5 V, unless otherwise noted.

			_		
Typical	specifications	are at T	. <b>–</b> ⊥25°C 3	and \/	- 3 3 \/
i vulcai	SUCCIIICALIONS	alt al I	1 - TZJ C 0	aliu vee -	- J.J V.

					Т	LC59284		
PARAMETER			TEST CONDITIONS	TEST CONDITIONS		TYP	MAX	UNIT
V <sub>OH</sub>	0	High	I <sub>OH</sub> = -2 mA at SOUT	I <sub>OH</sub> = -2 mA at SOUT			V <sub>CC</sub>	V
V <sub>OL</sub>	Output voltage	Low	I <sub>OL</sub> = 2 mA at SOUT				0.4	V
V <sub>IREF</sub>	Reference volta	ge output	$R_{IREF} = 1.5 \text{ k}\Omega$ , $T_A = +25^{\circ}\text{C}$			1.208		V
I <sub>IN</sub>	Input current		V <sub>IN</sub> = V <sub>CC</sub> or GND at SIN and SCLK		-1		1	μΑ
I <sub>CC0</sub>			SIN, SCLK, LAT = GND, BLANK = V <sub>OUTn</sub> = V	CC, R <sub>IREF</sub> = open		1	2	mA
I <sub>CC1</sub>			SIN, SCLK, LAT = GND, BLANK = $V_{OUTn} = V_{RIREF} = 3 \text{ k}\Omega \text{ (I}_{OUT} = 17.6 \text{ mA target)}$	/ <sub>cc</sub> ,		3	4	mA
I <sub>CC2</sub>	Supply current (	V <sub>CC</sub> )	All OUT $n$ = ON, SIN, SCLK, LAT, BLANK = GND, $V_{OUTn}$ = 0.8 V, $R_{IREF}$ = 3 k $\Omega$			7	9	mA
I <sub>CC3</sub>			All OUT $n$ = ON, SIN, SCLK, LAT, BLANK = GND, $V_{OUTn}$ = 0.8 V, $R_{IREF}$ = 1.5 k $\Omega$ ( $I_{OUT}$ = 35.3 mA target)			8	11	mA
I <sub>OLC</sub>	Constant output current		All OUT $n$ = ON, V <sub>OUT <math>n</math></sub> = V <sub>OUT fix</sub> = 0.8 V, R <sub>IREF</sub> = 1.5 k $\Omega$ , T <sub>A</sub> = +25°C (see Figure 8)		32.9	35.3	37.7	mA
			$T_J = +25^{\circ}C$	$T_J = +25^{\circ}C$			0.1	μΑ
$I_{OLKG0}$	Output leakage current		All OUT $n$ = OFF, $V_{OUTn} = V_{OUTfix} = 10 \text{ V}$ , BLANK = $V_{CC}$ , $R_{IRFF} = 1.5 \text{ k}\Omega$ (see Figure 8)	$T_J = +85^{\circ}C$			0.2	μA
			22 1000 Mar (600 1.94.00)	$T_{\text{J}} = +125^{\circ}\text{C}$		0.07	0.5	μΑ
$\Delta I_{OLC0}$	Constant-	Channel-to- channel <sup>(1)</sup>	All OUT $n$ = ON, $V_{OUTn} = V_{OUTfix} = 0.8 \text{ V}$ , $R_{IRE}$ $T_A = +25$ °C (see Figure 8)	$_{\rm F}$ = 1.5 k $\Omega$ ,		±1.4	±3	%
ΔI <sub>OLC1</sub>	current error	Device-to- device <sup>(2)</sup>	All OUT $n$ = ON, $V_{OUTn} = V_{OUTfix} = 0.8 \text{ V}$ , $R_{IRE}$ $T_A = +25$ °C (see Figure 8)	All OUT $n = ON$ , $V_{OUTn} = V_{OUTfix} = 0.8$ V, $R_{IREF} = 1.5$ k $\Omega$ , $T_{\Delta} = +25$ °C (see Figure 8)		±2	±4	%
ΔI <sub>OLC2</sub>	Line regulation (3) All OUT $n$ = ON, $V_{OUTn}$ = $V_{OUTfix}$ = 0.8 V, $R_{IREF}$ = 1.5 k $\Omega$ , $V_{CC}$ = 3 V to 5.5 V			±0.05	±1	%/V		
ΔI <sub>OLC3</sub>	Load regulation (4)		All OUT $n$ = ON, $V_{OUTn}$ = 0.8 V to 3 V, $V_{OUTfix}$ = 0.8 V, $R_{IREF}$ = 1.5 k $\Omega$			±0.5	±1	%/V
R <sub>PUP</sub>	B	Pull-up	BLANK		250	500	750	kΩ
R <sub>PDWN</sub>	Resistor	Pull-down	LAT		250	500	750	kΩ

(1) The deviation of each output from the average of OUT0 to OUT15 constant-current. Deviation is calculated by the formula:

$$\Delta \text{ (\%)} = \left[ \frac{I_{\text{OUTn}}}{\frac{(I_{\text{OUT0}} + I_{\text{OUT1}} + \dots + I_{\text{OUT14}} + I_{\text{OUT15}})}{16}} - 1 \right] \times 100$$

The deviation of the OUT0 to OUT15 constant-current average from the ideal constant-current value. Deviation is calculated by the following formula:

$$\Delta \text{ (\%)} = \left( \frac{\frac{(I_{\text{OUT0}} + I_{\text{OUT1}} + \dots I_{\text{OUT14}} + I_{\text{OUT15}})}{16} - \text{(Ideal Output Current)}}{\text{Ideal Output Current}} \right) \times 100$$

Ideal current is calculated by the formula: 
$$I_{OUT(IDEAL)} = 43.8 \times \left[\frac{1.208 \text{ V}}{R_{IREF}}\right]$$

(3) Line regulation is calculated by this equation:
$$\Delta \, (\%/V) = \left( \frac{(I_{OUTn} \, at \, V_{CC} = 5.5 \, V) - (I_{OUTn} \, at \, V_{CC} = 3 \, V)}{(I_{OUTn} \, at \, V_{CC} = 3 \, V)} \right) \times \frac{100}{5.5 \, V - 3 \, V}$$

(4) Load regulation is calculated by the equation: 
$$\Delta \ (\%/V) = \left( \frac{(I_{OUTn} \ at \ V_{OUTn} = 3 \ V) - (I_{OUTn} \ at \ V_{OUTn} = 1 \ V)}{(I_{OUTn} \ at \ V_{OUTn} = 1 \ V)} \right) \times \frac{100}{3 \ V - 1 \ V}$$

Submit Documentation Feedback

www.ti.com

# **SWITCHING CHARACTERISTICS**


All minimum and maximum specifications are at  $T_A = -40^{\circ}C$  to +85°C,  $V_{CC} = 3$  V to 5.5 V,  $C_L = 15$  pF,  $R_L = 110$   $\Omega$ ,  $R_{IREF} = 1.5$  k $\Omega$ , and  $V_{LED} = 5.0$  V, unless otherwise noted. Typical values are at  $T_A = +25^{\circ}C$  and  $V_{CC} = 3.3$  V.

			TI	_C59284		
	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t <sub>R0</sub>	Die etiene	SOUT (see Figure 7)		3	10	ns
t <sub>R1</sub>	Rise time	OUTn (see Figure 6)		44		ns
t <sub>F0</sub>	F-11 4:	SOUT (see Figure 7)		3	10	ns
t <sub>F1</sub>	Fall time	OUTn (see Figure 6)		44		ns
t <sub>D0</sub>		SCLK↑ to SOUT↑↓		11	20	ns
t <sub>D1</sub>	Propagation delay time	LAT $\uparrow$ or BLANK $\uparrow\downarrow$ to OUT0 on or off, $T_A = +25$ °C		60	100	ns
t <sub>D2</sub>	_ ropagation delay time	Grouped OUT $n$ on or off to next group on or off, $T_A = +25$ °C		2		ns
t <sub>ON_ERR</sub>	Output on-time error <sup>(1)</sup>	Output on or off latch data = all '1', 50-ns BLANK GND level pulse, $V_{CC}$ = 3.3 V, $T_A$ = +25°C	-45		45	ns

<sup>(1)</sup> Output on-time error (t<sub>ON\_ERR</sub>) is calculated by the formula: t<sub>ON\_ERR</sub> (ns) = t<sub>OUT\_ON</sub> – BLANK low-level one-shot pulse width (t<sub>WL2</sub>). t<sub>OUT\_ON</sub> indicates the actual on-time of the constant-current output.

# **PIN CONFIGURATIONS**

#### DBQ PACKAGE SSOP-24 AND QSOP-24 (TOP VIEW)






# **PIN DESCRIPTIONS**

P	IN		PIN DESCRIPTIONS
NAME	NUMBER	I/O	DESCRIPTION
BLANK	21	I	All outputs empty (blank); Schmitt buffer input. When BLANK is high, all constant-current outputs (OUT0 to OUT15) are forced off. When BLANK is low, all constant-current outputs are controlled by the data in the output on or off data latch. This pin is internally pulled up to $V_{CC}$ with a 500-k $\Omega$ (typ) resistor.
GND	1	_	Power ground
IREF	23	I/O	Constant-current value setting, the OUT0 to OUT15 sink constant-current outputs are set to the desired values by connecting an external resistor between IREF and GND.
LAT	4	I	Level-triggered latch; Schmitt buffer input. The data in the 16-bit shift register continue to transfer to the output on or off data latch while LAT is high. Therefore, if the data in the 16-bit shift register are changed when LAT is high, the data in the data latch are also changed. The data in the data latch are held when LAT is low. This pin is internally pulled down to GND with a $500-k\Omega$ (typ) resistor.
OUT0	5	0	Constant-current output. Each output can be tied together with others to increase the constant-current. Different voltages can be applied to each output.
OUT1	6	0	Constant-current output
OUT2	7	0	Constant-current output
OUT3	8	0	Constant-current output
OUT4	9	0	Constant-current output
OUT5	10	0	Constant-current output
OUT6	11	0	Constant-current output
OUT7	12	0	Constant-current output
OUT8	13	0	Constant-current output
OUT9	14	0	Constant-current output
OUT10	15	0	Constant-current output
OUT11	16	0	Constant-current output
OUT12	17	0	Constant-current output
OUT13	18	0	Constant-current output
OUT14	19	0	Constant-current output
OUT15	20	0	Constant-current output
SCLK	3	I	Serial data shift clock; Schmitt buffer input. All data in the 16-bit shift register are shifted toward the MSB by a 1-bit SCLK synchronization.
SIN	2	I	Serial data input for driver on or off control; Schmitt buffer input.  When SIN is high, the LSB is set to '1' for only one SCLK input rising edge. If two SCLK rising edges are input while SIN is high, then the 16-bit shift register LSB and LSB+1 are set to '1'. When SIN is low, the LSB is set to '0' at the SCLK input rising edge.
SOUT	22	0	Serial data output. This output is connected to the 16-bit shift register MSB. SOUT data changes at the SCLK rising edge.
VCC	24	_	Power-supply voltage

Submit Documentation Feedback



# **FUNCTIONAL BLOCK DIAGRAM**





# PARAMETER MEASUREMENT INFORMATION

# PIN-EQUIVALENT INPUT AND OUTPUT SCHEMATIC DIAGRAMS





Figure 1. SIN and SCLK







Figure 3. BLANK



OUT*n*<sup>(1)</sup>

(1) n = 0 to 15.

Figure 5. OUT0 Through OUT15

Submit Documentation Feedback



# **TEST CIRCUITS**




Figure 6. OUTn Rise and Fall Time Test Circuit




Figure 7. SOUT Rise and Fall Time Test Circuit





Figure 8. OUTn Constant-Current Test Circuit




#### **TIMING DIAGRAMS**



(1) Input pulse rise and fall time is 1 ns to 3 ns.


Figure 9. Input Timing Diagram



- (1)  $t_{ON\_ERR}$  is calculated by  $t_{OUTON} t_{WL2}$ .
- (2) Input pulse rise and fall time is 1 ns to 3 ns.

Figure 10. Output Timing Diagram





- (1) Output on or off data = FFFFh.
- (2)  $t_{ON\_ERR} = t_{OUTON} t_{WL2}$ .


Figure 11. Data Write and Output On or Off Timing Diagram





#### TYPICAL CHARACTERISTICS


At  $T_A = +25$ °C and  $V_{CC} = 3.3$  V, unless otherwise noted.


Output Current (mA)















Submit Documentation Feedback

Copyright © 2012, Texas Instruments Incorporated




# **TYPICAL CHARACTERISTICS (continued)**

At  $T_A = +25$ °C and  $V_{CC} = 3.3$  V, unless otherwise noted.



Channel 1

(5 V/div)



CONSTANT-CURRENT OUTPUT VOLTAGE WAVEFORM

CH1-BLANK
(50 ns)




Figure 20.

20.

G021

(1)



#### **DETAILED DESCRIPTION**

#### **CONSTANT SINK CURRENT VALUE SETTING**

The constant-current values are determined by an external resistor ( $R_{IREF}$ ) placed between IREF and GND. The resistor ( $R_{IREF}$ ) value is calculated by Equation 1.

$$R_{IREF} (k\Omega) = \frac{V_{IREF} (V)}{I_{OLC} (mA)} \times 43.8$$

Where:

 $I_{OLC}$  must be set in the range of 2 mA to 35 mA when  $V_{CC}$  is less than 3.6 V. Also, when  $V_{CC}$  is equal to 3.6 V or greater,  $I_{OLC}$  must be set in the range of 2 mA to 45 mA. The constant sink current characteristic for the external resistor value is illustrated in Figure 12. Table 1 describes the constant-current output versus external resistor value.

Table 1. Constant-Current Output versus External Resistor Value

I <sub>OLC</sub> (mA)	R <sub>IREF</sub> (kΩ, Typical)
45 (V <sub>CC</sub> > 3.6 V only)	1.18
40 (V <sub>CC</sub> > 3.6 V only)	1.32
35	1.51
30	1.76
25	2.12
20	2.65
15	3.53
10	5.29
5	10.6
2	26.5

#### CONSTANT-CURRENT DRIVER ON OR OFF CONTROL

When BLANK is low, the corresponding output is turned on if the data in the on or off control data latch are '1' and remains off if the data are '0'. When BLANK is high, all outputs are forced off. This control is shown in Table 2.

Table 2. Output On or Off Control Data Truth Table

OUTPUT ON OR OFF DATA	CONSTANT-CURRENT OUTPUT STATUS
0	Off
1	On

When the device is initially powered on, the data in the 16-bit shift register and output on or off data latch are not set to default values. Therefore, the output on or off data must be written to the data latch before turning the constant-current output on. **BLANK should be high when powered on because the constant-current may be turned on as a result of random data in the output on or off data latch.** 



#### **REGISTER CONFIGURATION**

The TLC59284 has a 16-bit shift register and an output on or off data latch. Both the shift register and data latch are 16 bits long and are used to turn the constant-current outputs on and off. Figure 21 shows the shift register and data latch configuration. The data at the SIN pin are shifted into the 16-bit shift register LSB at the rising edge of the SCLK pin; SOUT data change at the SCLK rising edge.




Figure 21. 16-Bit Shift Register and Output On or Off Data Latch Configuration

The output on or off data in the 16-bit shift register continue to transfer to the output on or off data latch while LAT is high. Therefore, if the data in the 16-bit shift register are changed when LAT is high, the data in the data latch are also changed. The data in the data latch are held when LAT is low. When the device initially powers on, the data in the output on or off shift register and latch are not set to default values; on or off control data must be written to the on or off control data latch before turning the constant-current output on. All constant-current outputs are forced off when BLANK is high. The OUT*n* on or off outputs are controlled by the data in the output on or off data latch. The writing data truth table and timing diagram are shown in Table 3 and Figure 22, respectively.

Table 3. Truth Table in Operation

SCLK	LAT	BLANK	SIN	OUT0OUT7OUT15	SOUT
<b>↑</b>	High	Low	Dn	DnDn – 7Dn – 15	Dn – 15
<b>↑</b>	Low	Low	Dn + 1	No change	Dn – 14
<b>↑</b>	High	Low	Dn + 2	Dn + 2Dn – 5Dn – 13	Dn – 13
<b>↓</b>	_	Low	Dn + 3	Dn + 2Dn – 5Dn – 13	Dn – 13
<b>\</b>	_	High	Dn + 3	Off	Dn – 13






Figure 22. Operation Timing Diagram

#### **NOISE REDUCTION**

Large surge currents may flow through the device and board if all 16 outputs turn on or off simultaneously. These large current surges can induce detrimental noise and electromagnetic interference (EMI) into other circuits. The TLC59284 independently turns on or off the outputs for each group with a 1-ns (typ) delay time; see Figure 11. The 16 outputs are grouped into nine groups of either one or two outputs: group 1 (OUT0), group 2 (OUT1 and OUT15), group 3 (OUT2 and OUT14), group 4 (OUT3 and OUT13), group 5 (OUT4 and OUT12), group 6 (OUT5 and OUT11), group 7 (OUT6 and OUT10), group 8 (OUT7 and OUT9), and group 9 (OUT9). Both turn-on and turn-off times are delayed when BLANK transitions from low to high or high to low. Also when output-on and -off data are changed at the LAT rising edge while BLANK is low, both turn-on and turn-off times are delayed. However, the state of each output is controlled by the data in the output on or off data latch and the BLANK level.

www.ti.com

# **REVISION HISTORY**

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

CI	Changes from Original (October 2012) to Revision A						
•	Changed HBM ESD rating maximum specification in Absolute Maximum Ratings table	2					
•	Changed I <sub>CC2</sub> maximum specification in Electrical Characteristics table	4					

www.ti.com 11-Nov-2025

#### PACKAGING INFORMATION

Orderable part number	Status	Material type	Package   Pins	Package qty   Carrier	RoHS	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking
	(1)	(2)			(3)	(4)	(5)		(6)
TLC59284DBQ	Active	Production	SSOP (DBQ)   24	50   TUBE	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	TLC59284
TLC59284DBQ.A	Active	Production	SSOP (DBQ)   24	50   TUBE	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	TLC59284
TLC59284DBQR	Active	Production	SSOP (DBQ)   24	2500   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	TLC59284
TLC59284DBQR.A	Active	Production	SSOP (DBQ)   24	2500   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	TLC59284

<sup>(1)</sup> Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

<sup>(2)</sup> Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

<sup>(3)</sup> RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

<sup>(4)</sup> Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

<sup>(5)</sup> MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

<sup>(6)</sup> Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 24-Jul-2025


# TAPE AND REEL INFORMATION



# TAPE DIMENSIONS + K0 - P1 - B0 W Cavity - A0 -

A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TLC59284DBQR	SSOP	DBQ	24	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 24-Jul-2025




# \*All dimensions are nominal

Device	Device Package Type		Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TLC59284DBQR	SSOP	DBQ	24	2500	353.0	353.0	32.0

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 24-Jul-2025

# **TUBE**




#### \*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
TLC59284DBQ	DBQ	SSOP	24	50	506.6	8	3940	4.32
TLC59284DBQ.A	DBQ	SSOP	24	50	506.6	8	3940	4.32

DBQ (R-PDSO-G24)

# PLASTIC SMALL-OUTLINE PACKAGE



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15) per side.
- D. Falls within JEDEC MO-137 variation AE.



#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you fully indemnify TI and its representatives against any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale, TI's General Quality Guidelines, or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products. Unless TI explicitly designates a product as custom or customer-specified, TI products are standard, catalog, general purpose devices.

TI objects to and rejects any additional or different terms you may propose.

Copyright © 2025, Texas Instruments Incorporated

Last updated 10/2025