AM62Lx Sitara™ Processors

1 Features

Processor Cores:

- Dual 64-bit Arm® Cortex®-A53 microprocessor subsystem up to 1.25GHz
  - Dual-core Cortex-A53 with 256KB L2 Cache
  - Each A53 core has 32KB L1 DCache and 32KB L1 ICache

Memory Subsystem:

- 160KB of Shared On-Chip SRAM (OCSRAM)
- DDR Subsystem (DDRSS)
  - Supports LPDDR4, DDR4 memory types
  - 16-bit data bus
  - Supports speeds up to 1600MT/s
  - Max DDR4 addressing range of 4GB
  - Max LPDDR addressing range of 2GB

Multimedia:

- Display Subsystem
  - Single display support
  - Up to 1920x1080 @ 60fps
  - Supported with independent PLL
  - MIPI DSI (4 lanes DPHY) or DPI (24-bit RGB LVCMOS)

Security:

- Secure boot supported
  - Hardware-enforced Root-of-Trust (RoT)
  - Support to switch RoT via backup key
  - Support for takeover protection, IP protection, and anti-roll back protection
- Trusted Execution Environment (TEE) supported
  - Arm TrustZone® based TEE
  - Extensive firewall support for isolation
  - Secure watchdog/timer/IPC
  - Secure storage support
  - Replay Protected Memory Block (RPMB) support
- Dedicated Security Controller and dedicated security DMA & IPC subsystem for isolated processing
- Cryptographic acceleration supported
  - Session-aware cryptographic engine with ability to auto-switch key-material based on incoming data stream
  - Supports cryptographic cores
    - AES – 128-/192-/256-bit key sizes
    - SHA2 – 224-/256-/384-/512-bit key sizes
    - DRBG with true random number generator
    - SM3 and SM4
    - Public Key Engine (PKE) to Assist in RSA/ECC processing for secure boot
- Debugging security
  - Secure software controlled debug access
  - Security aware debugging

High Speed Interfaces:

- Integrated Ethernet switch supporting (total 2 external ports)
  - RMII(10/100) or RGMII (10/100/1000)
  - IEEE1588 (Annex D, Annex E, Annex F with 802.1AS PTP)
  - Clause 45 MDIO PHY management
  - Priority based flow control
  - Packet Classifier based on ALE engine with 64 classifiers
  - Time sensitive networking (TSN) support
  - H/W interrupt Pacing
  - IP/UDP/TCP checksum offload in hardware
- Two USB2.0 Ports
  - Each port configurable as USB host, USB peripheral, or USB Dual-Role Device (DRD mode)
  - Integrated USB VBUS detection

General Connectivity:

- 8x Universal Asynchronous Receiver-Transmitters (UARTs)
  - All instances Support RTS and CTS Flow Control
  - Supports RS-485 external transceiver auto flow control
- 4x Serial Peripheral Interface (SPI) controllers
- 5x Inter-Integrated Circuit (I2C) ports
- 3x Multichannel Audio Serial Ports (McASPs)
  - Transmit and Receive clocks up to 50MHz
  - Up to 4/6/16 Serial Data Pins across 3x McASPs with Independent TX and RX Clocks
  - Supports Time Division Multiplexing (TDM), Inter-IC Sound (I2S), and similar formats
  - Supports Digital Audio Interface Transmission (SPDIF, IEC60958-1, and AES-3 formats)
  - FIFO buffers for Transmit and Receive (256Bytes)
  - Support for audio reference output clock
- 3x enhanced PWM modules (ePWM)
- 3x enhanced Quadrature Encoder Pulse modules (eQEP)
- 3x enhanced Capture modules (eCAP)

ADVANCE INFORMATION

- General-Purpose I/O (GPIO), most LVCMOS I/O can be configured as GPIO
  - 4 banks supported for dual-voltage (1.8V/3.3V) and the rest single-voltage (1.8V) LVCMOS I/O banks
- 3x Controller Area Network (CAN) with optional CAN-FD support
  - Conforms with CAN Protocol 2.0 A, B, and ISO 11898-1
  - Full CAN-FD support (up to 64 data bytes)
  - Speed up to 8Mbps
- 1x 12-bit Analog-to-Digital Converter (ADC)
  - 10 bits of effective resolution (ENOB ≅ 10)
  - Up to 4MSPS
  - 4x analog inputs (time-multiplexed)

Media and Data Storage:

- 3x Multi-Media Card/Secure Digital® (MMC/SD®) interface
  - 1x 8-bit eMMC interface up to HS200 speed
  - 2x 4-bit SD/SDIO interface up to UHS-I
  - Compliant with eMMC 5.1, SD 3.0, and SDIO Version 3.0
- 1× General-Purpose Memory Controller (GPMC) up to 133MHz
  - Flexible 8- and 16-Bit Synchronous or Asynchronous Memory Interfaces with up to four Chip Selects
  - Supports 16-bit Muxed Address/Data schemes (AD, AAD)
  - Uses BCH code to support 4-, 8-, or 16-bit ECC
  - Uses Hamming code to support 1-bit ECC
  - Error Locator Module (ELM)
- OSPI/QSPI with DDR / SDR support
  - Support for Serial NAND and Serial NOR Flash devices
  - 4GBytes memory address support

Power Management:

- Active power management features such as auto clock gating, power gating, and dynamic frequency scaling
- Several low-power features supported
- Low-Power Modes
  - RTC Only
  - RTC Only + DDR Self-refresh
  - DeepSleep
  - Standby

Boot Options:

- UART
- OSPI/QSPI Flash
- GPMC NAND Flash
- SD Card
- eMMC
- USB (host) Mass storage
- USB (device) boot from external host (DFU mode)

Technology / Package:

- 16-nm Technology
- 11.9mm ×11.9mm, 0.5mm VCA, 373-pin FCCSP BGA package (ANB)

ADVANCE INFORMATION

2 Applications

- Human Machine Interface (HMI)
- Medical - patient monitoring
- Building automation
- EV charging stations
- Solar energy
- Smart secure gateways & metering
- Mobile/Industrial printers

3 Description

The low-cost & performance optimized AM62L family of application processors are built for Linux® application development. With scalable Arm® Cortex®-A53 core performance and embedded features such as: Multimedia DSI/DPI support, integrated ADC on chip, advanced lower power management modes, and extensive security options for IP protection with the built-in security features.

The AM62Lx devices includes an extensive set of peripherals that make it a well-suited general-purpose device for a broad range of industrial applications while offering intelligent features and optimized power architecture as well. In addition, the extensive set of peripherals included in AM62Lx enables system-level connectivity, such as: USB, MMC/SD, OSPI, CAN-FD and an ADC.

Package Information

PART NUMBER	PACKAGE(1)	PACKAGE SIZE(2)
AM62Lx	ANB (FCCSP BGA, 373)	11.9mm × 11.9mm

(1) For more information, see the *Mechanical, Packaging, and Orderable Information* section.
(2) The package size (length × width) is a nominal value and includes pins, where applicable.

ADVANCE INFORMATION

3.1 Functional Block Diagram

Figure 3-1 is functional block diagram for the superset device.

Note

To understand what device features are currently supported by TI Software Development Kits (SDKs), see the *AM62Lx Software Build Sheet*.



Figure 3-1. Functional Block Diagram

Table of Contents

ADVANCE INFORMATION

4 Device Comparison

Table 4-1 shows the features of the superset device.

Note

Availability of features listed in this table are a function of shared IO pins, where IO signals associated with many of the features are multiplexed to a limited number of pins. The SysConfig tool should be used to assign signal functions to pins. This will provide a better understanding of limitations associated with pin multiplexing.

Note

To understand what device features are currently supported by TI Software Development Kits (SDKs), see the *AM62Lx Software Build Sheet*.

Table 4-1. Device Comparison

FEATURES	REFERENCE NAME	AM62L32	AM62L31
WKUP_CTRL_MMR_CFG0_JTAG_USER_ID[31:13] (1) Register bit values by device "Features" code (See Nomenclature Description table for more information on device features)			
	G:	0x233895	0x233863
PROCESSORS AND ACCELERATORS			
Speed Grades		See Device Speed Grades Table	
Arm Cortex-A53 Microprocessor Subsystem	A53SS	Dual Core	Single Core
Security Controller	Security Controller	Yes	
Crypto Accelerators	Security	Yes	
PROGRAM AND DATA STORAGE			
On-Chip Shared Memory (RAM)	OCSRAM in MAIN Domain	96KB	
	OCSRAM in WKUP Domain	64KB	
DDR Subsystem	DDRSS with DDR4	16-bit data; up to 4GB	
	DDRSS with LPDDR4	16-bit data; up to 2GB	
General-Purpose Memory Controller	GPMC	16-bit (GPMC, Raw NAND, Muxed-NOR)	
PERIPHERALS			
Display Subsystem	DSS	1x DPI	
		1x DSI	
Modular Controller Area Network with Full CAN-FD Support	MCAN	3	
General-Purpose I/O	GPIO	133	
Inter-Integrated Circuit Interface	I2C	5	
Analog-to-Digital Converter	ADC	Yes	
Multichannel Audio Serial Port	MCASP	3 (4/6/16 bits)	
Multichannel Serial Peripheral Interface	MCSPI	4	
Multi-Media Card/Secure Digital Interface	MMC/SD	1x eMMC (8 bits)	
		2x SD/SDIO (4 bits)	
Flash Subsystem (FSS)(2)	OSPI/QSPI	Yes	
Gigabit Ethernet Interface	CPSW3G	Yes	
General-Purpose Timers	TIMER	4	
Enhanced Pulse-Width Modulator Module	EPWM	3	
Enhanced Capture Module	ECAP	3	
Enhanced Quadrature Encoder Pulse Module	EQEP	3	

ADVANCE INFORMATION

Table 4-1. Device Comparison (continued)

FEATURES	REFERENCE NAME	AM62L32	AM62L31
Universal Asynchronous Receiver and Transmitter	UART	8	
USB2.0 Controller with PHY	USB 2.0	2	

(1) For more details about the WKUP_CTRL_MMR_CFG0_JTAG_USER_ID register and DEVICE_ID bit field, see the device TRM.
(2) One flash interface, configured as OSPI0 or QSPI0.

4.1 Related Products

Sitara™ processors are a broad family of scalable processors based on Arm® Cortex®-A cores with flexible accelerators, peripherals, connectivity, and unified software support – perfect for sensors to servers. Sitara processors have the reliability and functional safety support required for use in industrial and automotive applications.

Sitara™ microcontrollers are best-in-class Arm®-based 32-bit microcontrollers (MCUs) offering a scalable portfolio of high-performance and power-efficient devices to help meet your system needs. Bring capabilities such as functional safety, power efficiency, real-time control, advanced networking, analytics, and security to your designs.

AM64x Sitara™ processors target industrial applications such as Factory Automation and Control (FAC), and motor control that utilize Linux application processing cores (Cortex®-A53), real-time processing cores (Cortex®-R5F), and Industrial Communication Subsystems (PRU_ICSSGs) to support protocols such as EtherCAT, Profinet, or EtherNet/IP. AM64x implements one CPSW3G and two PRU_ICSSGs for supporting up to five gigabit Ethernet ports. The device also supports an extensive set of peripherals including a single lane of PCIe Gen2 or USB SuperSpeed Gen1, functional safety options, secure boot, and run-time security.

AM623 Sitara™ processors are an Internet of Things (IoT) and gateway SoC with Arm® Cortex®-A53-based object and gesture recognition. The low-cost AM623 Sitara™ MPU family of application processors are built for Linux® application development. With scalable Arm® Cortex®-A53 performance, embedded features such as dual-display support, and an extensive set of peripherals make the AM623 device well-suited for a broad range of industrial and automotive applications.

AM625 Sitara™ processors are a human-machine-interaction SoC with Arm® Cortex®-A53-and full-HD dual display. The low-cost AM625 Sitara™ MPU family of application processors are built for Linux® application development. With scalable Arm® Cortex®-A53 performance, embedded features such as dual-display support, 3D graphics acceleration, and an extensive set of peripherals make the AM625 device well-suited for a broad range of industrial and automotive applications.

AM62A3 Sitara™ and **AM62A7 Sitara™** processors are an embedded vision SoC that utilizes 1-4x Cortex A-53 ARM Cores and 1 or 2 TOPS analytics hardware accelerator. This scalable, high performance AM62Ax Sitara MPU family of application processors are built for Linux application development. AM62Ax is well suited for a broad range of industrial and automotive applications with embedded features such as h.264/h.265 encode/decode, secure boot, image signal processing and a deep learning accelerator.

Products to complete your design:

- Ethernet PHYs
- Power Management / PMICs
- Clocks and timing
- Power Switches
- CAN Transceivers
- ESD Protection

Please reference the AM62Lx EVM schematic for details of how these devices are implemented in a system design, and bill of materials for specific part number recommendations.

ADVANCE INFORMATION

ADVANCE INFORMATION

5 Terminal Configuration and Functions

5.1 Pin Diagrams

Note

The terms "ball", "pin", and "terminal" are used interchangeably throughout the document. An attempt is made to use "ball" only when referring to the physical package.

Figure 5-1 shows the ball locations for the 373-ball flip-chip chip scale package ball grid array (FCCSP BGA), where the HTML version provides additional information when hovering your cursor over a ball. This figure is used in conjunction with Table 5-1 through Table 5-66 (*Pin Attributes table and all Signal Descriptions tables, including the Connectivity Requirements table*).



Figure 5-1. ANB FCCSP BGA Package (Top View)

5.2 Pin Attributes

The following list describes the contents of each column in Table 5-1, *Pin Attributes (ANB, ANQ Packages)*:

1. **BALL NUMBER:** Ball numbers assigned to each terminal of the Ball Grid Array package.
2. **BALL NAME:** Ball name assigned to each terminal of the Ball Grid Array package (this name is typically taken from the primary MUXMODE 0 signal function).
3. **SIGNAL NAME:** Signal name(s) of all dedicated and pin multiplexed signal functions associated with a ball.

Note

Many device pins support multiple signal functions. Some signal functions are selected via a single layer of multiplexers associated with pins. Other signal functions are selected via two or more layers of multiplexers, where one layer is associated with the pins and other layers are associated with peripheral logic functions.

Table 5-1, *Pin Attributes (ANB, ANQ Packages)* only defines signal multiplexing at the pins. For more information, related to signal multiplexing at the pins, see *Pad Configuration Registers* section in *Device Configuration* chapter of the device TRM. Refer to the respective peripheral chapter in the device TRM for information associated with peripheral signal multiplexing.

4. **MUX MODE:** The MUXMODE value associated with each pin multiplexed signal function:
   a. MUXMODE 0 is the primary pin multiplexed signal function. However, the primary pin multiplexed signal function is not necessarily the default pin multiplexed signal function.

Note

The value found in the MUX MODE AFTER RESET column defines the default pin multiplexed signal function selected when PORz is deasserted.

   a. MUXMODE values 1 through 15 are possible for pin multiplexed signal functions. However, not all MUXMODE values have been implemented. The only valid MUXMODE values are those defined as pin multiplexed signal functions within the Pin Attributes table. Only valid values of MUXMODE should be used.
   b. Bootstrap defines SOC configuration pins, where the logic state applied to each pin is latched on the rising edge of PORz. These input signal functions are fixed to their respective pins and are not programmable via MUXMODE.
   c. An empty box means Not Applicable.

Note

The following configurations of MUXMODE must be avoided for proper device operation.

- Configuring multiple pins operating as inputs to the same pin multiplexed signal function is not supported as it can yield unexpected results.
- Configuring a pin to an undefined pin multiplexing mode will cause the pin behavior to be undefined.

ADVANCE INFORMATION

5. **TYPE:** Signal type and direction:
   - I = Input
   - O = Output
   - OD = Output, with open-drain output function
   - IO = Input, Output, or simultaneously Input and Output
   - IOD = Input, Output, or simultaneously Input and Output, with open-drain output function
   - IOZ = Input, Output, or simultaneously Input and Output, with three-state output function
   - OZ = Output with three-state output function
   - A = Analog
   - PWR = Power
   - GND = Ground
   - CAP = LDO Capacitor.
6. **DSIS:** The deselected input state (DSIS) indicates the state driven to the subsystem input (logic "0", logic "1", or "pad" level) when the pin multiplexed signal function is not selected by MUXMODE.
   - 0: Logic 0 driven to the subsystem input.
   - 1: Logic 1 driven to the subsystem input.
   - pad: Logic state of the pad is driven to the subsystem input.
   - An empty box means Not Applicable.
7. **BALL STATE DURING RESET RX/TX/PULL:** State of the terminal while PORz is asserted, where RX defines the state of the input buffer, TX defines the state of the output buffer, and PULL defines the state of internal pull resistors:
   - RX (Input buffer)
     - Off: The input buffer is disabled.
     - On: The input buffer is enabled.
   - TX (Output buffer)
     - Off: The output buffer is disabled.
     - Low: The output buffer is enabled and drives V_{OL}.
   - PULL (Internal pull resistors)
     - Off: Internal pull resistors are turned off.
     - Up: Internal pull-up resistor is turned on.
     - Down: Internal pull-down resistor is turned on.
     - NA: Not Applicable.
   - An empty box means Not Applicable.
8. **BALL STATE AFTER RESET RX/TX/PULL:** State of the terminal after PORz is deasserted, where RX defines the state of the input buffer, TX defines the state of the output buffer, and PULL defines the state of internal pull resistors:
   - RX (Input buffer)
     - Off: The input buffer is disabled.
     - On: The input buffer is enabled.
   - TX (Output buffer)
     - Off: The output buffer is disabled.
     - SS: The subsystem selected with MUXMODE determines the output buffer state.
   - PULL (Internal pull resistors)
     - Off: Internal pull resistors are turned off.
     - Up: Internal pull-up resistor is turned on.
     - Down: Internal pull-down resistor is turned on.
     - NA: Not Applicable.
   - An empty box means Not Applicable.
9. **MUX MODE AFTER RESET:** The value found in this column defines the default pin multiplexed signal function after PORz is deasserted.

   An empty box means Not Applicable.

ADVANCE INFORMATION

10. **I/O OPERATING VOLTAGE**: This column describes I/O operating voltage options of the respective power supply, when applicable.

    An empty box means Not Applicable.

    For more information, see valid operating voltage range(s) defined for each power supply in Section 6.4, *Recommended Operating Conditions*.

11. **POWER:** The power supply of the associated I/O, when applicable.

    An empty box means Not Applicable.

12. **HYS:** Indicates if the input buffer associated with this I/O has hysteresis:
    - Yes: With hysteresis
    - No: Without hysteresis
    - An empty box means Not Applicable.

    For more information, see the hysteresis values in Section 6.7, *Electrical Characteristics*.

13. **BUFFER TYPE:** This column defines the buffer type associated with a terminal. This information can be used to determine which Electrical Characteristics table is applicable.

    An empty box means Not Applicable.

    For electrical characteristics, refer to the appropriate buffer type table in Section 6.7, *Electrical Characteristics*.

14. **PULL UP/DOWN TYPE:** Indicates the presence of an internal pullup or pulldown resistor. Pullup and pulldown resistors can be enabled or disabled via software.
    - PU: Internal pull-up
    - PD: Internal pull-down
    - PU/PD: Internal pull-up and pull-down
    - An empty box means No internal pull.

15. **PADCONFIG Register:**Name of the IO pad configuration register associated with Ball.

16. **PADCONFIG Address:**Physical address of the IO pad configuration register associated with Ball.

ADVANCE INFORMATION

Table 5-1. Pin Attributes (ANB, ANQ Packages)

ANB BALL NUMBER [1]	ANQ BALL NUMBER [1]	BALL NAME [2] PADCONFIG Register [15] PADCONFIG Address [16]	SIGNAL NAME [3]	MUX MODE [4]	TYPE [5]	DSIS [6]	BALL STATE DURING RESET (RX/TX/PULL) [7]	BALL STATE AFTER RESET (RX/TX/PULL) [8]	MUX MODE AFTER RESET [9]	I/O OPERATING VOLTAGE [10]	ANB POWER / ANQ POWER [11]	HYS [12]	BUFFER TYPE [13]	PULL UP/DOWN TYPE [14]
V20		ADC0_AIN0	ADC0_AIN0		A					1.8V	VDDA_ADC / NA		ADC	
V22		ADC0_AIN1	ADC0_AIN1		A					1.8V	VDDA_ADC / NA		ADC	
V23		ADC0_AIN2	ADC0_AIN2		A					1.8V	VDDA_ADC / NA		ADC	
V21		ADC0_AIN3	ADC0_AIN3		A					1.8V	VDDA_ADC / NA		ADC	
T16		CAP_VDDSHV_MMC	CAP_VDDSHV_MMC		CAP									
G11	NA	CAP_VDDS_GENERAL1	CAP_VDDS_GENERAL1		CAP									
K16		CAP_VDDS_GPMC	CAP_VDDS_GPMC		CAP									
J8	NA	CAP_VDDS_MMC0	CAP_VDDS_MMC0		CAP									
U9	NA	CAP_VDDS_MMC1	CAP_VDDS_MMC1		CAP									
M16		CAP_VDDS_MMC2	CAP_VDDS_MMC2		CAP									
M2		DDR0_ACT_n	DDR0_ACT_n		O					1.1V / 1.2V	VDDS_DDR / NA		DDR	
L1		DDR0_CAS_n	DDR0_CAS_n		O					1.1V / 1.2V	VDDS_DDR / NA		DDR	
M5		DDR0_RAS_n	DDR0_RAS_n		O					1.1V / 1.2V	VDDS_DDR / NA		DDR	
L2		DDR0_WE_n	DDR0_WE_n		O					1.1V / 1.2V	VDDS_DDR / NA		DDR	
L5	NA	DDR0_A0	DDR0_A0		O					1.1V / 1.2V	VDDS_DDR / NA		DDR	
H6	NA	DDR0_A1	DDR0_A1		O					1.1V / 1.2V	VDDS_DDR / NA		DDR	
L6	NA	DDR0_A2	DDR0_A2		O					1.1V / 1.2V	VDDS_DDR / NA		DDR	
K2	NA	DDR0_A3	DDR0_A3		O					1.1V / 1.2V	VDDS_DDR / NA		DDR	
J1	NA	DDR0_A4	DDR0_A4		O					1.1V / 1.2V	VDDS_DDR / NA		DDR	
H5	NA	DDR0_A5	DDR0_A5		O					1.1V / 1.2V	VDDS_DDR / NA		DDR	
R2		DDR0_A6	DDR0_A6		O					1.1V / 1.2V	VDDS_DDR / NA		DDR	
N6		DDR0_A7	DDR0_A7		O					1.1V / 1.2V	VDDS_DDR / NA		DDR	
T4		DDR0_A8	DDR0_A8		O					1.1V / 1.2V	VDDS_DDR / NA		DDR	
N1		DDR0_A9	DDR0_A9		O					1.1V / 1.2V	VDDS_DDR / NA		DDR	
T5		DDR0_A10	DDR0_A10		O					1.1V / 1.2V	VDDS_DDR / NA		DDR	
T6		DDR0_A11	DDR0_A11		O					1.1V / 1.2V	VDDS_DDR / NA		DDR	
W6		DDR0_A12	DDR0_A12		O					1.1V / 1.2V	VDDS_DDR / NA		DDR	
V6		DDR0_A13	DDR0_A13		O					1.1V / 1.2V	VDDS_DDR / NA		DDR	
N3		DDR0_BA0	DDR0_BA0		O					1.1V / 1.2V	VDDS_DDR / NA		DDR	
N2		DDR0_BA1	DDR0_BA1		O					1.1V / 1.2V	VDDS_DDR / NA		DDR	
N5		DDR0_BG0	DDR0_BG0		O					1.1V / 1.2V	VDDS_DDR / NA		DDR	
N4		DDR0_BG1	DDR0_BG1		O					1.1V / 1.2V	VDDS_DDR / NA		DDR	
M3	NA	DDR0_CAL0	DDR0_CAL0		A					1.1V / 1.2V	VDDS_DDR / NA		DDR	
P1	NA	DDR0_CK0	DDR0_CK0		O					1.1V / 1.2V	VDDS_DDR / NA		DDR	
P2	NA	DDR0_CK0_n	DDR0_CK0_n		O					1.1V / 1.2V	VDDS_DDR / NA		DDR	
K1	NA	DDR0_CKE0	DDR0_CKE0		O					1.1V / 1.2V	VDDS_DDR / NA		DDR	

Table 5-1. Pin Attributes (ANB, ANQ Packages) (continued)

ANB BALL NUMBER [1]	ANQ BALL NUMBER [1]	BALL NAME [2] PADCONFIG Register [15] PADCONFIG Address [16]	SIGNAL NAME [3]	MUX MODE [4]	TYPE [5]	DSIS [6]	BALL STATE DURING RESET (RX/TX/PULL) [7]	BALL STATE AFTER RESET (RX/TX/PULL) [8]	MUX MODE AFTER RESET [9]	I/O OPERATING VOLTAGE [10]	ANB POWER / ANQ POWER [11]	HYS [12]	BUFFER TYPE [13]	PULL UP/DOWN TYPE [14]
L3	NA	DDR0_CS0_n	DDR0_CS0_n		O					1.1V / 1.2V	VDDS_DDR / NA		DDR	
F2	NA	DDR0_DM0	DDR0_DM0		IO					1.1V / 1.2V	VDDS_DDR / NA		DDR	
W2	NA	DDR0_DM1	DDR0_DM1		IO					1.1V / 1.2V	VDDS_DDR / NA		DDR	
F4	NA	DDR0_DQ0	DDR0_DQ0		IO					1.1V / 1.2V	VDDS_DDR / NA		DDR	
F3	NA	DDR0_DQ1	DDR0_DQ1		IO					1.1V / 1.2V	VDDS_DDR / NA		DDR	
F1	NA	DDR0_DQ2	DDR0_DQ2		IO					1.1V / 1.2V	VDDS_DDR / NA		DDR	
E1	NA	DDR0_DQ3	DDR0_DQ3		IO					1.1V / 1.2V	VDDS_DDR / NA		DDR	
G4	NA	DDR0_DQ4	DDR0_DQ4		IO					1.1V / 1.2V	VDDS_DDR / NA		DDR	
H4	NA	DDR0_DQ5	DDR0_DQ5		IO					1.1V / 1.2V	VDDS_DDR / NA		DDR	
H2	NA	DDR0_DQ6	DDR0_DQ6		IO					1.1V / 1.2V	VDDS_DDR / NA		DDR	
H3	NA	DDR0_DQ7	DDR0_DQ7		IO					1.1V / 1.2V	VDDS_DDR / NA		DDR	
V4	NA	DDR0_DQ8	DDR0_DQ8		IO					1.1V / 1.2V	VDDS_DDR / NA		DDR	
T3	NA	DDR0_DQ9	DDR0_DQ9		IO					1.1V / 1.2V	VDDS_DDR / NA		DDR	
T1	NA	DDR0_DQ10	DDR0_DQ10		IO					1.1V / 1.2V	VDDS_DDR / NA		DDR	
U1	NA	DDR0_DQ11	DDR0_DQ11		IO					1.1V / 1.2V	VDDS_DDR / NA		DDR	
U4	NA	DDR0_DQ12	DDR0_DQ12		IO					1.1V / 1.2V	VDDS_DDR / NA		DDR	
V5	NA	DDR0_DQ13	DDR0_DQ13		IO					1.1V / 1.2V	VDDS_DDR / NA		DDR	
U2	NA	DDR0_DQ14	DDR0_DQ14		IO					1.1V / 1.2V	VDDS_DDR / NA		DDR	
W1	NA	DDR0_DQ15	DDR0_DQ15		IO					1.1V / 1.2V	VDDS_DDR / NA		DDR	
G1	NA	DDR0_DQS0	DDR0_DQS0		IO					1.1V / 1.2V	VDDS_DDR / NA		DDR	
G2	NA	DDR0_DQS0_n	DDR0_DQS0_n		IO					1.1V / 1.2V	VDDS_DDR / NA		DDR	
V1	NA	DDR0_DQS1	DDR0_DQS1		IO					1.1V / 1.2V	VDDS_DDR / NA		DDR	
V2	NA	DDR0_DQS1_n	DDR0_DQS1_n		IO					1.1V / 1.2V	VDDS_DDR / NA		DDR	
L4		DDR0_ODT0	DDR0_ODT0		O					1.1V / 1.2V	VDDS_DDR / NA		DDR	
J2	NA	DDR0_RESET0_n	DDR0_RESET0_n		O					1.1V / 1.2V	VDDS_DDR / NA		DDR	
A15		DSI0_TXCLKN	DSI0_TXCLKN		IO					1.8V	VDDA_1P8_DSI / NA		D-PHY	
A14		DSI0_TXCLKP	DSI0_TXCLKP		IO					1.8V	VDDA_1P8_DSI / NA		D-PHY	
D17		DSI0_TXRCALIB	DSI0_TXRCALIB		A					1.8V	VDDA_1P8_DSI / NA		D-PHY	
B19		DSI0_TXN0	DSI0_TXN0		IO					1.8V	VDDA_1P8_DSI / NA		D-PHY	
A18		DSI0_TXN1	DSI0_TXN1		IO					1.8V	VDDA_1P8_DSI / NA		D-PHY	
A20		DSI0_TXN2	DSI0_TXN2		IO					1.8V	VDDA_1P8_DSI / NA		D-PHY	
B22		DSI0_TXN3	DSI0_TXN3		IO					1.8V	VDDA_1P8_DSI / NA		D-PHY	

ADVANCE INFORMATION

Table 5-1. Pin Attributes (ANB, ANQ Packages) (continued)

ANB BALL NUMBER [1]	ANQ BALL NUMBER [1]	BALL NAME [2] PADCONFIG Register [15] PADCONFIG Address [16]	SIGNAL NAME [3]	MUX MODE [4]	TYPE [5]	DSIS [6]	BALL STATE DURING RESET (RX/TX/PULL) [7]	BALL STATE AFTER RESET (RX/TX/PULL) [8]	MUX MODE AFTER RESET [9]	I/O OPERATING VOLTAGE [10]	ANB POWER / ANQ POWER [11]	HYS [12]	BUFFER TYPE [13]	PULL UP/DOWN TYPE [14]
B18		DSI0_TXP0	DSI0_TXP0		IO					1.8V	VDDA_1P8_DSI / NA		D-PHY	
A17		DSI0_TXP1	DSI0_TXP1		IO					1.8V	VDDA_1P8_DSI / NA		D-PHY	
A21		DSI0_TXP2	DSI0_TXP2		IO					1.8V	VDDA_1P8_DSI / NA		D-PHY	
B21		DSI0_TXP3	DSI0_TXP3		IO					1.8V	VDDA_1P8_DSI / NA		D-PHY	
Y16	NA	EMU0 PADCONFIG: PADCONFIG13 0x04084034	EMU0	0	IO	0	On / Off / Up	On / Off / Up	0	1.8V	VDDS0 / NA	Yes	1P8-LVCMOS	PU/PD
AA16	NA	EMU1 PADCONFIG: PADCONFIG14 0x04084038	EMU1	0	IO	0	On / Off / Up	On / Off / Up	0	1.8V	VDDS0 / NA	Yes	1P8-LVCMOS	PU/PD
C8	NA	EXTINTn PADCONFIG: PADCONFIG122 0x040841E8	EXTINTn	0	I	1	Off / Off / NA	Off / Off / NA	7	1.8V / 3.3V	VDDSHV1 / NA	Yes	I2C OD FS	
			GPIO0_105	7	IO	pad								
D16	NA	EXT_REFCLK1 PADCONFIG: PADCONFIG121 0x040841E4	EXT_REFCLK1	0	I	0	Off / Off / Off	Off / Off / Off	7	1.8V / 3.3V	VDDSHV1 / NA	Yes	LVCMOS	PU/PD
			SYNC1_OUT	1	O									
			SPI2_CS3	2	IO	1								
			TIMER_IO0	4	IO	0								
			CLKOUT0	5	O									
			CP_GEMAC_CPTS0_RFT_CLK	6	I	0								
			GPIO0_104	7	IO	pad								
			ECAP0_IN_APWM_OUT	8	IO	0								
			ADC_EXT_TRIGGER0	9	I	0								
AB19		EXT_WAKEUP0	EXT_WAKEUP0		I					1.8V	VDDS_RTC / NA	Yes	RTC-LVCMOS	
AB20		EXT_WAKEUP1	EXT_WAKEUP1		I					1.8V	VDDS_RTC / NA	Yes	RTC-LVCMOS	
N19	NA	GPMC0_ADVn_ALE PADCONFIG: PADCONFIG48 0x040840C0	GPMC0_ADVn_ALE	0	O		Off / Off / Off	Off / Off / Off	7	1.8V / 3.3V	VDDSHV0 / NA	Yes	LVCMOS	PU/PD
			VOUT0_DATA17	1	O									
			MCASP1_AXR2	2	IO	0								
			EHRPWM_TZn_IN1	4	I	0								
			SPI3_CS3	5	IO	1								
			TRC_DATA7	6	O									
			GPIO0_32	7	IO	pad								

Table 5-1. Pin Attributes (ANB, ANQ Packages) (continued)

ANB BALL NUMBER [1]	ANQ BALL NUMBER [1]	BALL NAME [2] PADCONFIG Register [15] PADCONFIG Address [16]	SIGNAL NAME [3]	MUX MODE [4]	TYPE [5]	DSIS [6]	BALL STATE DURING RESET (RX/TX/PULL) [7]	BALL STATE AFTER RESET (RX/TX/PULL) [8]	MUX MODE AFTER RESET [9]	I/O OPERATING VOLTAGE [10]	ANB POWER / ANQ POWER [11]	HYS [12]	BUFFER TYPE [13]	PULL UP/DOWN TYPE [14]
L21	NA	GPMC0_CLK PADCONFIG: PADCONFIG46 0x040840B8	GPMC0_CLK	0	O		Off / Off / Off	Off / Off / Off	7	1.8V / 3.3V	VDDSHV0 / NA	Yes	LVCMOS	PU/PD
			VOUT0_DATA16	1	O									
			MCASP1_AXR3	2	IO	0								
			GPMC0_FCLK_MUX	3	O									
			EHRPWM1_B	4	IO	0								
			TRC_DATA6	6	O									
			GPIO0_31	7	IO	pad								
M21		GPMC0_DIR PADCONFIG: PADCONFIG56 0x040840E0	GPMC0_DIR	0	O		Off / Off / Off	Off / Off / Off	7	1.8V / 3.3V	VDDSHV0 / NA	Yes	LVCMOS	PU/PD
			VOUT0_DE	1	O									
			SPI2_D0	2	IO	0								
			MCASP2_AXR13	3	IO	0								
			EQEP1_B	4	I	0								
			TRC_DATA14	6	O									
			GPIO0_40	7	IO	pad								
			EQEP2_S	8	IO	0								
			MCAN1_TX	9	O									
N20	NA	GPMC0_OEn_REn PADCONFIG: PADCONFIG49 0x040840C4	GPMC0_OEn_REn	0	O		Off / Off / Off	Off / Off / Off	7	1.8V / 3.3V	VDDSHV0 / NA	Yes	LVCMOS	PU/PD
			VOUT0_DATA18	1	O									
			MCASP1_AXR1	2	IO	0								
			EHRPWM2_A	4	IO	0								
			SPI3_CS2	5	IO	1								
			TRC_DATA8	6	O									
			GPIO0_33	7	IO	pad								
M19	NA	GPMC0_WEn PADCONFIG: PADCONFIG50 0x040840C8	GPMC0_WEn	0	O		Off / Off / Off	Off / Off / Off	7	1.8V / 3.3V	VDDSHV0 / NA	Yes	LVCMOS	PU/PD
			VOUT0_DATA19	1	O									
			MCASP1_AXR0	2	IO	0								
			EHRPWM2_B	4	IO	0								
			SPI3_CS1	5	IO	1								
			TRC_DATA9	6	O									
			GPIO0_34	7	IO	pad								

ADVANCE INFORMATION

Table 5-1. Pin Attributes (ANB, ANQ Packages) (continued)

ANB BALL NUMBER [1]	ANQ BALL NUMBER [1]	BALL NAME [2] PADCONFIG Register [15] PADCONFIG Address [16]	SIGNAL NAME [3]	MUX MODE [4]	TYPE [5]	DSIS [6]	BALL STATE DURING RESET (RX/TX/PULL) [7]	BALL STATE AFTER RESET (RX/TX/PULL) [8]	MUX MODE AFTER RESET [9]	I/O OPERATING VOLTAGE [10]	ANB POWER / ANQ POWER [11]	HYS [12]	BUFFER TYPE [13]	PULL UP/DOWN TYPE [14]
N21		GPMC0_WPn PADCONFIG: PADCONFIG55 0x040840DC	GPMC0_WPn	0	O		Off / Off / Off	Off / Off / Off	7	1.8V / 3.3V	VDDSHV0 / NA	Yes	LVCMOS	PU/PD
			VOUT0_HSYNC	1	O									
			SPI2_CLK	2	IO	0								
			UART6_TXD	3	O									
			EQEP1_A	4	I	0								
			AUDIO_EXT_REFCLK1	5	IO	0								
			TRC_DATA13	6	O									
			GPIO0_39	7	IO	pad								
L22	NA	GPMC0_AD0 PADCONFIG: PADCONFIG30 0x04084078	GPMC0_AD0	0	IO	0	Off / Off / Off	Off / Off / Off	7	1.8V / 3.3V	VDDSHV0 / NA	Yes	LVCMOS	PU/PD
			VOUT0_DATA0	1	O									
			UART6_RXD	2	I	1								
			MCASP2_AXR4	3	IO	0								
			I2C3_SCL	4	IOD	1								
			ECAP0_IN_APWM_OUT	5	IO	0								
			TRC_CLK	6	O									
			GPIO0_15	7	IO	pad								
			BOOTMODE00	Bootstrap	I									
L23	NA	GPMC0_AD1 PADCONFIG: PADCONFIG31 0x0408407C	GPMC0_AD1	0	IO	0	Off / Off / Off	Off / Off / Off	7	1.8V / 3.3V	VDDSHV0 / NA	Yes	LVCMOS	PU/PD
			VOUT0_DATA1	1	O									
			UART6_TXD	2	O									
			MCASP2_AXR5	3	IO	0								
			I2C3_SDA	4	IOD	1								
			ECAP1_IN_APWM_OUT	5	IO	0								
			TRC_CTL	6	O									
			GPIO0_16	7	IO	pad								
			BOOTMODE01	Bootstrap	I									
K22	NA	GPMC0_AD2 PADCONFIG: PADCONFIG32 0x04084080	GPMC0_AD2	0	IO	0	Off / Off / Off	Off / Off / Off	7	1.8V / 3.3V	VDDSHV0 / NA	Yes	LVCMOS	PU/PD
			VOUT0_DATA2	1	O									
			UART6_RTSn	2	O									
			MCASP2_AXR6	3	IO	0								
			SPI1_D0	4	IO	0								
			TRC_DATA0	6	O									
			GPIO0_17	7	IO	pad								
			BOOTMODE02	Bootstrap	I									

ADVANCE INFORMATION

Table 5-1. Pin Attributes (ANB, ANQ Packages) (continued)

ANB BALL NUMBER [1]	ANQ BALL NUMBER [1]	BALL NAME [2] PADCONFIG Register [15] PADCONFIG Address [16]	SIGNAL NAME [3]	MUX MODE [4]	TYPE [5]	DSIS [6]	BALL STATE DURING RESET (RX/TX/PULL) [7]	BALL STATE AFTER RESET (RX/TX/PULL) [8]	MUX MODE AFTER RESET [9]	I/O OPERATING VOLTAGE [10]	ANB POWER / ANQ POWER [11]	HYS [12]	BUFFER TYPE [13]	PULL UP/DOWN TYPE [14]
J23	NA	GPMC0_AD3 PADCONFIG: PADCONFIG33 0x04084084	GPMC0_AD3	0	IO	0	Off / Off / Off	Off / Off / Off	7	1.8V / 3.3V	VDDSHV0 / NA	Yes	LVCMOS	PU/PD
			VOUT0_DATA3	1	O									
			UART6_CTSn	2	I	1								
			MCASP2_AXR7	3	IO	0								
			SPI1_D1	4	IO	0								
			TRC_DATA1	6	O									
			GPIO0_18	7	IO	pad								
			BOOTMODE03	Bootstrap	I									
K23	NA	GPMC0_AD4 PADCONFIG: PADCONFIG34 0x04084088	GPMC0_AD4	0	IO	0	Off / Off / Off	Off / Off / Off	7	1.8V / 3.3V	VDDSHV0 / NA	Yes	LVCMOS	PU/PD
			VOUT0_DATA4	1	O									
			UART5_RTSn	2	O									
			MCASP2_AXR8	3	IO	0								
			SPI1_CS0	4	IO	1								
			TRC_DATA2	6	O									
			GPIO0_19	7	IO	pad								
			BOOTMODE04	Bootstrap	I									
H22	NA	GPMC0_AD5 PADCONFIG: PADCONFIG35 0x0408408C	GPMC0_AD5	0	IO	0	Off / Off / Off	Off / Off / Off	7	1.8V / 3.3V	VDDSHV0 / NA	Yes	LVCMOS	PU/PD
			VOUT0_DATA5	1	O									
			UART5_CTSn	2	I	1								
			MCASP2_AXR9	3	IO	0								
			SPI1_CLK	4	IO	0								
			TRC_DATA3	6	O									
			GPIO0_20	7	IO	pad								
			BOOTMODE05	Bootstrap	I									
H23	NA	GPMC0_AD6 PADCONFIG: PADCONFIG36 0x04084090	GPMC0_AD6	0	IO	0	Off / Off / Off	Off / Off / Off	7	1.8V / 3.3V	VDDSHV0 / NA	Yes	LVCMOS	PU/PD
			VOUT0_DATA6	1	O									
			UART4_RTSn	2	O									
			MCASP2_AXR10	3	IO	0								
			SPI1_CS3	4	IO	1								
			TRC_DATA4	6	O									
			GPIO0_21	7	IO	pad								
			BOOTMODE06	Bootstrap	I									

ADVANCE INFORMATION

Table 5-1. Pin Attributes (ANB, ANQ Packages) (continued)

ANB BALL NUMBER [1]	ANQ BALL NUMBER [1]	BALL NAME [2] PADCONFIG Register [15] PADCONFIG Address [16]	SIGNAL NAME [3]	MUX MODE [4]	TYPE [5]	DSIS [6]	BALL STATE DURING RESET (RX/TX/PULL) [7]	BALL STATE AFTER RESET (RX/TX/PULL) [8]	MUX MODE AFTER RESET [9]	I/O OPERATING VOLTAGE [10]	ANB POWER / ANQ POWER [11]	HYS [12]	BUFFER TYPE [13]	PULL UP/DOWN TYPE [14]
J22	NA	GPMC0_AD7 PADCONFIG: PADCONFIG37 0x04084094	GPMC0_AD7	0	IO	0	Off / Off / Off	Off / Off / Off	7	1.8V / 3.3V	VDDSHV0 / NA	Yes	LVCMOS	PU/PD
			VOUT0_DATA7	1	O									
			UART4_CTSn	2	I	1								
			MCASP2_AXR11	3	IO	0								
			SPI1_CS1	4	IO	1								
			MCASP1_AXR5	5	IO	0								
			TRC_DATA5	6	O									
			GPIO0_22	7	IO	pad								
			BOOTMODE07	Bootstrap	I									
H19	NA	GPMC0_AD8 PADCONFIG: PADCONFIG38 0x04084098	GPMC0_AD8	0	IO	0	Off / Off / Off	Off / Off / Off	7	1.8V / 3.3V	VDDSHV0 / NA	Yes	LVCMOS	PU/PD
			VOUT0_DATA8	1	O									
			UART2_RXD	2	I	1								
			MCASP2_AXR0	3	IO	0								
			SPI1_CS2	4	IO	1								
			MCASP1_AXR4	5	IO	0								
			GPIO0_23	7	IO	pad								
			BOOTMODE08	Bootstrap	I									
H20	NA	GPMC0_AD9 PADCONFIG: PADCONFIG39 0x0408409C	GPMC0_AD9	0	IO	0	Off / Off / Off	Off / Off / Off	7	1.8V / 3.3V	VDDSHV0 / NA	Yes	LVCMOS	PU/PD
			VOUT0_DATA9	1	O									
			UART2_TXD	2	O									
			MCASP2_AXR1	3	IO	0								
			TIMER_IO2	4	IO	0								
			ECAP2_IN_APWM_OUT	5	IO	0								
			GPIO0_24	7	IO	pad								
			BOOTMODE09	Bootstrap	I									
H21	NA	GPMC0_AD10 PADCONFIG: PADCONFIG40 0x040840A0	GPMC0_AD10	0	IO	0	Off / Off / Off	Off / Off / Off	7	1.8V / 3.3V	VDDSHV0 / NA	Yes	LVCMOS	PU/PD
			VOUT0_DATA10	1	O									
			UART3_RXD	2	I	1								
			MCASP2_AXR2	3	IO	0								
			EHRPWM0_SYNCI	4	I	0								
			GPIO0_25	7	IO	pad								
			OBSCLK0	8	O									
			BOOTMODE10	Bootstrap	I									

ADVANCE INFORMATION

Table 5-1. Pin Attributes (ANB, ANQ Packages) (continued)

ANB BALL NUMBER [1]	ANQ BALL NUMBER [1]	BALL NAME [2] PADCONFIG Register [15] PADCONFIG Address [16]	SIGNAL NAME [3]	MUX MODE [4]	TYPE [5]	DSIS [6]	BALL STATE DURING RESET (RX/TX/PULL) [7]	BALL STATE AFTER RESET (RX/TX/PULL) [8]	MUX MODE AFTER RESET [9]	I/O OPERATING VOLTAGE [10]	ANB POWER / ANQ POWER [11]	HYS [12]	BUFFER TYPE [13]	PULL UP/DOWN TYPE [14]
H18	NA	GPMC0_AD11 PADCONFIG: PADCONFIG41 0x040840A4	GPMC0_AD11	0	IO	0	Off / Off / Off	Off / Off / Off	7	1.8V / 3.3V	VDDSHV0 / NA	Yes	LVCMOS	PU/PD
			VOUT0_DATA11	1	O									
			UART3_TXD	2	O									
			MCASP2_AXR3	3	IO	0								
			EHRPWM0_SYNCO	4	O									
			TRC_DATA23	6	O									
			GPIO0_26	7	IO	pad								
			BOOTMODE11	Bootstrap	I									
G23	NA	GPMC0_AD12 PADCONFIG: PADCONFIG42 0x040840A8	GPMC0_AD12	0	IO	0	On / Off / Off	On / Off / Off	7	1.8V / 3.3V	VDDSHV0 / NA	Yes	LVCMOS	PU/PD
			VOUT0_DATA12	1	O									
			UART4_RXD	2	I	1								
			MCASP2_AFSX	3	IO	0								
			EHRPWM_TZn_IN2	4	I	0								
			TRC_DATA22	6	O									
			GPIO0_27	7	IO	pad								
			BOOTMODE12	Bootstrap	I									
G22	NA	GPMC0_AD13 PADCONFIG: PADCONFIG43 0x040840AC	GPMC0_AD13	0	IO	0	On / Off / Off	On / Off / Off	7	1.8V / 3.3V	VDDSHV0 / NA	Yes	LVCMOS	PU/PD
			VOUT0_DATA13	1	O									
			UART4_TXD	2	O									
			MCASP2_ACLKX	3	IO	0								
			EHRPWM0_A	4	IO	0								
			TRC_DATA21	6	O									
			GPIO0_28	7	IO	pad								
			BOOTMODE13	Bootstrap	I									
F22	NA	GPMC0_AD14 PADCONFIG: PADCONFIG44 0x040840B0	GPMC0_AD14	0	IO	0	On / Off / Off	On / Off / Off	7	1.8V / 3.3V	VDDSHV0 / NA	Yes	LVCMOS	PU/PD
			VOUT0_DATA14	1	O									
			UART5_RXD	2	I	1								
			MCASP2_AFSR	3	IO	0								
			EHRPWM0_B	4	IO	0								
			TRC_DATA20	6	O									
			GPIO0_29	7	IO	pad								
			UART2_CTSn	8	I	1								
			BOOTMODE14	Bootstrap	I									

ADVANCE INFORMATION

Table 5-1. Pin Attributes (ANB, ANQ Packages) (continued)

ANB BALL NUMBER [1]	ANQ BALL NUMBER [1]	BALL NAME [2] PADCONFIG Register [15] PADCONFIG Address [16]	SIGNAL NAME [3]	MUX MODE [4]	TYPE [5]	DSIS [6]	BALL STATE DURING RESET (RX/TX/PULL) [7]	BALL STATE AFTER RESET (RX/TX/PULL) [8]	MUX MODE AFTER RESET [9]	I/O OPERATING VOLTAGE [10]	ANB POWER / ANQ POWER [11]	HYS [12]	BUFFER TYPE [13]	PULL UP/DOWN TYPE [14]
F23	NA	GPMC0_AD15 PADCONFIG: PADCONFIG45 0x040840B4	GPMC0_AD15	0	IO	0	On / Off / Off	On / Off / Off	7	1.8V / 3.3V	VDDSHV0 / NA	Yes	LVCMOS	PU/PD
			VOUT0_DATA15	1	O									
			UART5_TXD	2	O									
			MCASP2_ACLKR	3	IO	0								
			EHRPWM1_A	4	IO	0								
			TRC_DATA19	6	O									
			GPIO0_30	7	IO	pad								
			UART2_RTSn	8	O									
			BOOTMODE15	Bootstrap	I									
P23	NA	GPMC0_BE0n_CLE PADCONFIG: PADCONFIG51 0x040840CC	GPMC0_BE0n_CLE	0	O		Off / Off / Off	Off / Off / Off	7	1.8V / 3.3V	VDDSHV0 / NA	Yes	LVCMOS	PU/PD
			VOUT0_DATA20	1	O									
			MCASP1_ACLKX	2	IO	0								
			EQEP0_A	4	I	0								
			SPI3_CS0	5	IO	1								
			TRC_DATA10	6	O									
			GPIO0_35	7	IO	pad								
P22		GPMC0_BE1n PADCONFIG: PADCONFIG52 0x040840D0	GPMC0_BE1n	0	O		Off / Off / Off	Off / Off / Off	7	1.8V / 3.3V	VDDSHV0 / NA	Yes	LVCMOS	PU/PD
			VOUT0_DATA21	1	O									
			MCASP2_AXR12	3	IO	0								
			EQEP0_B	4	I	0								
			SPI3_CLK	5	IO	0								
			TRC_DATA11	6	O									
			GPIO0_36	7	IO	pad								
L20	NA	GPMC0_CSn0 PADCONFIG: PADCONFIG57 0x040840E4	GPMC0_CSn0	0	O		Off / Off / Off	Off / Off / Off	7	1.8V / 3.3V	VDDSHV0 / NA	Yes	LVCMOS	PU/PD
			VOUT0_VSYNC	1	O									
			SPI2_D1	2	IO	0								
			MCASP2_AXR14	3	IO	0								
			EQEP1_S	4	IO	0								
			TRC_DATA15	6	O									
			GPIO0_41	7	IO	pad								

ADVANCE INFORMATION

Table 5-1. Pin Attributes (ANB, ANQ Packages) (continued)

ANB BALL NUMBER [1]	ANQ BALL NUMBER [1]	BALL NAME [2] PADCONFIG Register [15] PADCONFIG Address [16]	SIGNAL NAME [3]	MUX MODE [4]	TYPE [5]	DSIS [6]	BALL STATE DURING RESET (RX/TX/PULL) [7]	BALL STATE AFTER RESET (RX/TX/PULL) [8]	MUX MODE AFTER RESET [9]	I/O OPERATING VOLTAGE [10]	ANB POWER / ANQ POWER [11]	HYS [12]	BUFFER TYPE [13]	PULL UP/DOWN TYPE [14]
L19		GPMC0_CSn1 PADCONFIG: PADCONFIG58 0x040840E8	GPMC0_CSn1	0	O		Off / Off / Off	Off / Off / Off	7	1.8V / 3.3V	VDDSHV0 / NA	Yes	LVCMOS	PU/PD
			VOUT0_PCLK	1	O									
			SPI2_CS0	2	IO	1								
			MCASP2_AXR15	3	IO	0								
			EQEP1_I	4	IO	0								
			TRC_DATA16	6	O									
			GPIO0_42	7	IO	pad								
M23	NA	GPMC0_CSn2 PADCONFIG: PADCONFIG59 0x040840EC	GPMC0_CSn2	0	O		Off / Off / Off	Off / Off / Off	7	1.8V / 3.3V	VDDSHV0 / NA	Yes	LVCMOS	PU/PD
			I2C2_SCL	1	IOD	1								
			MCASP1_AXR4	2	IO	0								
			UART4_RXD	3	I	1								
			ADC_EXT_TRIGGER0	4	I	0								
			VOUT0_EXTPCLKIN	5	I	0								
			TRC_DATA17	6	O									
			GPIO0_43	7	IO	pad								
			MCASP1_AFSR	8	IO	0								
M22	NA	GPMC0_CSn3 PADCONFIG: PADCONFIG60 0x040840F0	GPMC0_CSn3	0	O		Off / Off / Off	Off / Off / Off	7	1.8V / 3.3V	VDDSHV0 / NA	Yes	LVCMOS	PU/PD
			I2C2_SDA	1	IOD	1								
			WKUP_CLKOUT0	2	O									
			UART4_TXD	3	O									
			MCASP1_AXR5	4	IO	0								
			ADC_EXT_TRIGGER1	5	I	0								
			TRC_DATA18	6	O									
			GPIO0_44	7	IO	pad								
			MCASP1_ACLKR	8	IO	0								
N23	NA	GPMC0_WAIT0 PADCONFIG: PADCONFIG53 0x040840D4	GPMC0_WAIT0	0	I	1	Off / Off / Off	Off / Off / Off	7	1.8V / 3.3V	VDDSHV0 / NA	Yes	LVCMOS	PU/PD
			VOUT0_DATA22	1	O									
			MCASP1_AFSX	2	IO	0								
			EQEP0_S	4	IO	0								
			SPI3_D0	5	IO	0								
			TRC_DATA12	6	O									
			GPIO0_37	7	IO	pad								

ADVANCE INFORMATION

Table 5-1. Pin Attributes (ANB, ANQ Packages) (continued)

ANB BALL NUMBER [1]	ANQ BALL NUMBER [1]	BALL NAME [2] PADCONFIG Register [15] PADCONFIG Address [16]	SIGNAL NAME [3]	MUX MODE [4]	TYPE [5]	DSIS [6]	BALL STATE DURING RESET (RX/TX/PULL) [7]	BALL STATE AFTER RESET (RX/TX/PULL) [8]	MUX MODE AFTER RESET [9]	I/O OPERATING VOLTAGE [10]	ANB POWER / ANQ POWER [11]	HYS [12]	BUFFER TYPE [13]	PULL UP/DOWN TYPE [14]
N22		GPMC0_WAIT1 PADCONFIG: PADCONFIG54 0x040840D8	GPMC0_WAIT1	0	I	1	Off / Off / Off	Off / Off / Off	7	1.8V / 3.3V	VDDSHV0 / NA	Yes	LVCMOS	PU/PD
			VOUT0_DATA23	1	O									
			SPI2_CS1	2	IO	1								
			UART6_RXD	3	I	1								
			EQEP0_I	4	IO	0								
			SPI3_D1	5	IO	0								
			GPIO0_38	7	IO	pad								
			EQEP2_I	8	IO	0								
			MCAN1_RX	9	I	1								
B7	NA	I2C0_SCL PADCONFIG: PADCONFIG115 0x040841CC	I2C0_SCL	0	IOD	1	Off / Off / Off	Off / Off / Off	7	1.8V / 3.3V	VDDSHV1 / NA	Yes	LVCMOS	PU/PD
			SYNC0_OUT	2	O									
			OBSCLK1	3	O									
			UART1_DCDn	4	I	1								
			EQEP2_A	5	I	0								
			EHRPWM_SOCA	6	O									
			GPIO0_98	7	IO	pad								
			ECAP1_IN_APWM_OUT	8	IO	0								
			SPI2_CS0	9	IO	1								
A7	NA	I2C0_SDA PADCONFIG: PADCONFIG116 0x040841D0	I2C0_SDA	0	IOD	1	Off / Off / Off	Off / Off / Off	7	1.8V / 3.3V	VDDSHV1 / NA	Yes	LVCMOS	PU/PD
			SPI2_CS2	2	IO	1								
			TIMER_IO1	3	IO	0								
			UART1_DSRn	4	I	1								
			EQEP2_B	5	I	0								
			EHRPWM_SOCB	6	O									
			GPIO0_99	7	IO	pad								
			ECAP2_IN_APWM_OUT	8	IO	0								
D7	NA	I2C1_SCL PADCONFIG: PADCONFIG117 0x040841D4	I2C1_SCL	0	IOD	1	Off / Off / Off	Off / Off / Off	7	1.8V / 3.3V	VDDSHV1 / NA	Yes	LVCMOS	PU/PD
			UART1_RXD	1	I	1								
			TIMER_IO0	2	IO	0								
			SPI2_CS1	3	IO	1								
			EHRPWM0_SYNCI	4	I	0								
			GPIO0_100	7	IO	pad								
			EHRPWM2_A	8	IO	0								
			MMC2_SDCD	9	I	0								

Table 5-1. Pin Attributes (ANB, ANQ Packages) (continued)

ANB BALL NUMBER [1]	ANQ BALL NUMBER [1]	BALL NAME [2] PADCONFIG Register [15] PADCONFIG Address [16]	SIGNAL NAME [3]	MUX MODE [4]	TYPE [5]	DSIS [6]	BALL STATE DURING RESET (RX/TX/PULL) [7]	BALL STATE AFTER RESET (RX/TX/PULL) [8]	MUX MODE AFTER RESET [9]	I/O OPERATING VOLTAGE [10]	ANB POWER / ANQ POWER [11]	HYS [12]	BUFFER TYPE [13]	PULL UP/DOWN TYPE [14]
A6	NA	I2C1_SDA PADCONFIG: PADCONFIG118 0x040841D8	I2C1_SDA	0	IOD	1	Off / Off / Off	Off / Off / Off	7	1.8V / 3.3V	VDDSHV1 / NA	Yes	LVCMOS	PU/PD
			UART1_TXD	1	O									
			TIMER_IO1	2	IO	0								
			SPI2_CLK	3	IO	0								
			EHRPWM0_SYNCO	4	O									
			GPIO0_101	7	IO	pad								
			EHRPWM2_B	8	IO	0								
			MMC2_SDWP	9	I	0								
B8		I2C2_SCL PADCONFIG: PADCONFIG119 0x040841DC	I2C2_SCL	0	IOD	1	Off / Off / NA	Off / Off / NA	7	1.8V / 3.3V	VDDSHV1 / NA	Yes	I2C OD FS	
			GPIO0_102	7	IO	pad								
D8		I2C2_SDA PADCONFIG: PADCONFIG120 0x040841E0	I2C2_SDA	0	IOD	1	Off / Off / NA	Off / Off / NA	7	1.8V / 3.3V	VDDSHV1 / NA	Yes	I2C OD FS	
			GPIO0_103	7	IO	pad								
AC21	NA	LFOSC0_XI	LFOSC0_XI		I					1.8V	VDDS_RTC / NA		LFXOSC	
AC20	NA	LFOSC0_XO	LFOSC0_XO		O					1.8V	VDDS_RTC / NA		LFXOSC	
B15	NA	MCAN0_RX PADCONFIG: PADCONFIG114 0x040841C8	MCAN0_RX	0	I	1	Off / Off / Off	Off / Off / Off	7	1.8V / 3.3V	VDDSHV1 / NA	Yes	LVCMOS	PU/PD
			UART5_TXD	1	O									
			TIMER_IO3	2	IO	0								
			SYNC3_OUT	3	O									
			UART1_RIn	4	I	1								
			EQEP2_S	5	IO	0								
			GPIO0_97	7	IO	pad								
			MCASP2_AXR1	8	IO	0								
			EHRPWM_TZn_IN4	9	I	0								
B16	NA	MCAN0_TX PADCONFIG: PADCONFIG113 0x040841C4	MCAN0_TX	0	O		Off / Off / Off	Off / Off / Off	7	1.8V / 3.3V	VDDSHV1 / NA	Yes	LVCMOS	PU/PD
			UART5_RXD	1	I	1								
			TIMER_IO2	2	IO	0								
			SYNC2_OUT	3	O									
			UART1_DTRn	4	O									
			EQEP2_I	5	IO	0								
			GPIO0_96	7	IO	pad								
			MCASP2_AXR0	8	IO	0								
			EHRPWM_TZn_IN3	9	I	0								

ADVANCE INFORMATION

Table 5-1. Pin Attributes (ANB, ANQ Packages) (continued)

ANB BALL NUMBER [1]	ANQ BALL NUMBER [1]	BALL NAME [2] PADCONFIG Register [15] PADCONFIG Address [16]	SIGNAL NAME [3]	MUX MODE [4]	TYPE [5]	DSIS [6]	BALL STATE DURING RESET (RX/TX/PULL) [7]	BALL STATE AFTER RESET (RX/TX/PULL) [8]	MUX MODE AFTER RESET [9]	I/O OPERATING VOLTAGE [10]	ANB POWER / ANQ POWER [11]	HYS [12]	BUFFER TYPE [13]	PULL UP/DOWN TYPE [14]
A12	NA	MCASP0_ACLKR PADCONFIG: PADCONFIG103 0x0408419C	MCASP0_ACLKR	0	IO	0	Off / Off / Off	Off / Off / Off	7	1.8V / 3.3V	VDDSHV1 / NA	Yes	LVCMOS	PU/PD
			SPI2_CLK	1	IO	0								
			UART1_TXD	2	O									
			ADC_EXT_TRIGGER1	3	I	0								
			EHRPWM0_B	5	IO	0								
			GPIO0_86	7	IO	pad								
			EQEP1_I	8	IO	0								
A11	NA	MCASP0_ACLKX PADCONFIG: PADCONFIG100 0x04084190	MCASP0_ACLKX	0	IO	0	Off / Off / Off	Off / Off / Off	7	1.8V / 3.3V	VDDSHV1 / NA	Yes	LVCMOS	PU/PD
			SPI2_CS1	1	IO	1								
			ECAP2_IN_APWM_OUT	2	IO	0								
			GPIO0_83	7	IO	pad								
			EQEP1_A	8	I	0								
C11	NA	MCASP0_AFSR PADCONFIG: PADCONFIG102 0x04084198	MCASP0_AFSR	0	IO	0	Off / Off / Off	Off / Off / Off	7	1.8V / 3.3V	VDDSHV1 / NA	Yes	LVCMOS	PU/PD
			SPI2_CS0	1	IO	1								
			UART1_RXD	2	I	1								
			ADC_EXT_TRIGGER0	3	I	0								
			EHRPWM0_A	5	IO	0								
			GPIO0_85	7	IO	pad								
			EQEP1_S	8	IO	0								
B11	NA	MCASP0_AFSX PADCONFIG: PADCONFIG101 0x04084194	MCASP0_AFSX	0	IO	0	Off / Off / Off	Off / Off / Off	7	1.8V / 3.3V	VDDSHV1 / NA	Yes	LVCMOS	PU/PD
			SPI2_CS3	1	IO	1								
			AUDIO_EXT_REFCLK1	2	IO	0								
			GPIO0_84	7	IO	pad								
			EQEP1_B	8	I	0								
B9	NA	MCASP0_AXR0 PADCONFIG: PADCONFIG99 0x0408418C	MCASP0_AXR0	0	IO	0	Off / Off / Off	Off / Off / Off	7	1.8V / 3.3V	VDDSHV1 / NA	Yes	LVCMOS	PU/PD
			AUDIO_EXT_REFCLK0	2	IO	0								
			EHRPWM1_B	5	IO	0								
			GPIO0_82	7	IO	pad								
			EQEP0_I	8	IO	0								
A9	NA	MCASP0_AXR1 PADCONFIG: PADCONFIG98 0x04084188	MCASP0_AXR1	0	IO	0	Off / Off / Off	Off / Off / Off	7	1.8V / 3.3V	VDDSHV1 / NA	Yes	LVCMOS	PU/PD
			SPI2_CS2	1	IO	1								
			ECAP1_IN_APWM_OUT	2	IO	0								
			EHRPWM1_A	5	IO	0								
			GPIO0_81	7	IO	pad								
			EQEP0_S	8	IO	0								

ADVANCE INFORMATION

Table 5-1. Pin Attributes (ANB, ANQ Packages) (continued)

ANB BALL NUMBER [1]	ANQ BALL NUMBER [1]	BALL NAME [2] PADCONFIG Register [15] PADCONFIG Address [16]	SIGNAL NAME [3]	MUX MODE [4]	TYPE [5]	DSIS [6]	BALL STATE DURING RESET (RX/TX/PULL) [7]	BALL STATE AFTER RESET (RX/TX/PULL) [8]	MUX MODE AFTER RESET [9]	I/O OPERATING VOLTAGE [10]	ANB POWER / ANQ POWER [11]	HYS [12]	BUFFER TYPE [13]	PULL UP/DOWN TYPE [14]
B10	NA	MCASP0_AXR2 PADCONFIG: PADCONFIG97 0x04084184	MCASP0_AXR2	0	IO	0	Off / Off / Off	Off / Off / Off	7	1.8V / 3.3V	VDDSHV1 / NA	Yes	LVCMOS	PU/PD
			SPI2_D1	1	IO	0								
			UART1_RTSn	2	O									
			UART6_TXD	3	O									
			ECAP2_IN_APWM_OUT	4	IO	0								
			MCAN1_TX	5	O									
			GPIO0_80	7	IO	pad								
			EQEP0_B	8	I	0								
A8	NA	MCASP0_AXR3 PADCONFIG: PADCONFIG96 0x04084180	MCASP0_AXR3	0	IO	0	Off / Off / Off	Off / Off / Off	7	1.8V / 3.3V	VDDSHV1 / NA	Yes	LVCMOS	PU/PD
			SPI2_D0	1	IO	0								
			UART1_CTSn	2	I	1								
			UART6_RXD	3	I	1								
			ECAP1_IN_APWM_OUT	4	IO	0								
			MCAN1_RX	5	I	1								
			GPIO0_79	7	IO	pad								
			EQEP0_A	8	I	0								
AC15		MDIO0_MDC PADCONFIG: PADCONFIG83 0x0408414C	MDIO0_MDC	0	O		Off / Off / Off	Off / Off / Off	7	1.8V	VDDS0 / NA	Yes	1P8-LVCMOS	PU/PD
			GPIO0_66	7	IO	pad								
AC13		MDIO0_MDIO PADCONFIG: PADCONFIG82 0x04084148	MDIO0_MDIO	0	IO	0	Off / Off / Off	Off / Off / Off	7	1.8V	VDDS0 / NA	Yes	1P8-LVCMOS	PU/PD
			GPIO0_65	7	IO	pad								
B2	NA	MMC0_CLK PADCONFIG: PADCONFIG131 0x0408420C	MMC0_CLK	0	IO	0	Off / Off / Off	Off / Off / Off	7	1.8V / 3.3V	VDDSHV2 / NA	Yes	SDIO	PU/PD
			I2C3_SCL	1	IOD	1								
			EHRPWM2_A	2	IO	0								
			SPI1_CS1	5	IO	1								
			TIMER_IO0	6	IO	0								
			GPIO0_114	7	IO	pad								
D2	NA	MMC0_CMD PADCONFIG: PADCONFIG133 0x04084214	MMC0_CMD	0	IO	1	Off / Off / Off	Off / Off / Off	7	1.8V / 3.3V	VDDSHV2 / NA	Yes	SDIO	PU/PD
			I2C3_SDA	1	IOD	1								
			EHRPWM2_B	2	IO	0								
			SPI1_CS2	5	IO	1								
			TIMER_IO1	6	IO	0								
			GPIO0_115	7	IO	pad								

ADVANCE INFORMATION

Table 5-1. Pin Attributes (ANB, ANQ Packages) (continued)

ANB BALL NUMBER [1]	ANQ BALL NUMBER [1]	BALL NAME [2] PADCONFIG Register [15] PADCONFIG Address [16]	SIGNAL NAME [3]	MUX MODE [4]	TYPE [5]	DSIS [6]	BALL STATE DURING RESET (RX/TX/PULL) [7]	BALL STATE AFTER RESET (RX/TX/PULL) [8]	MUX MODE AFTER RESET [9]	I/O OPERATING VOLTAGE [10]	ANB POWER / ANQ POWER [11]	HYS [12]	BUFFER TYPE [13]	PULL UP/DOWN TYPE [14]
Y2	NA	MMC1_CLK PADCONFIG: PADCONFIG138 0x04084228	MMC1_CLK	0	IO	0	Off / Off / Off	Off / Off / Off	7	1.8V / 3.3V	VDDSHV3 / NA	Yes	SDIO	PU/PD
			TIMER_IO0	2	IO	0								
			UART3_RXD	3	I	1								
			SPI3_CS0	5	IO	1								
			SPI2_CS2	6	IO	1								
			GPIO0_120	7	IO	pad								
Y3	NA	MMC1_CMD PADCONFIG: PADCONFIG140 0x04084230	MMC1_CMD	0	IO	1	Off / Off / Off	Off / Off / Off	7	1.8V / 3.3V	VDDSHV3 / NA	Yes	SDIO	PU/PD
			TIMER_IO1	2	IO	0								
			UART3_TXD	3	O									
			SPI3_CLK	5	IO	0								
			SPI2_CS0	6	IO	1								
			GPIO0_121	7	IO	pad								
B6	NA	MMC1_SDCD PADCONFIG: PADCONFIG141 0x04084234	MMC1_SDCD	0	I	0	Off / Off / Off	Off / Off / Off	7	1.8V / 3.3V	VDDSHV1 / NA	Yes	LVCMOS	PU/PD
			UART6_RXD	1	I	1								
			TIMER_IO2	2	IO	0								
			UART3_RTSn	3	O									
			MCAN2_RX	4	I	1								
			SPI3_CS3	5	IO	1								
			SPI2_CLK	6	IO	0								
			GPIO0_122	7	IO	pad								
D6	NA	MMC1_SDWP PADCONFIG: PADCONFIG142 0x04084238	MMC1_SDWP	0	I	0	Off / Off / Off	Off / Off / Off	7	1.8V / 3.3V	VDDSHV1 / NA	Yes	LVCMOS	PU/PD
			UART6_TXD	1	O									
			TIMER_IO3	2	IO	0								
			UART3_CTSn	3	I	1								
			MCAN2_TX	4	O									
			SPI3_CS1	5	IO	1								
			GPIO0_123	7	IO	pad								
R23		MMC2_CLK PADCONFIG: PADCONFIG65 0x04084104	MMC2_CLK	0	IO	0	Off / Off / Off	Off / Off / Off	7	1.8V / 3.3V	VDDSHV4 / NA	Yes	SDIO	PU/PD
			MCASP1_ACLKR	1	IO	0								
			MCASP1_AXR5	2	IO	0								
			UART6_RXD	3	I	1								
			GPIO0_49	7	IO	pad								

Table 5-1. Pin Attributes (ANB, ANQ Packages) (continued)

ANB BALL NUMBER [1]	ANQ BALL NUMBER [1]	BALL NAME [2] PADCONFIG Register [15] PADCONFIG Address [16]	SIGNAL NAME [3]	MUX MODE [4]	TYPE [5]	DSIS [6]	BALL STATE DURING RESET (RX/TX/PULL) [7]	BALL STATE AFTER RESET (RX/TX/PULL) [8]	MUX MODE AFTER RESET [9]	I/O OPERATING VOLTAGE [10]	ANB POWER / ANQ POWER [11]	HYS [12]	BUFFER TYPE [13]	PULL UP/DOWN TYPE [14]
U23		MMC2_CMD PADCONFIG: PADCONFIG67 0x0408410C	MMC2_CMD	0	IO	1	Off / Off / Off	Off / Off / Off	7	1.8V / 3.3V	VDDSHV4 / NA	Yes	SDIO	PU/PD
			MCASP1_AFSR	1	IO	0								
			MCASP1_AXR4	2	IO	0								
			UART6_TXD	3	O									
			GPIO0_50	7	IO	pad								
T20		MMC2_SDCD PADCONFIG: PADCONFIG68 0x04084110	MMC2_SDCD	0	I	0	Off / Off / Off	Off / Off / Off	7	1.8V / 3.3V	VDDSHV4 / NA	Yes	LVCMOS	PU/PD
			MCASP1_ACLKX	1	IO	0								
			UART4_RXD	3	I	1								
			GPIO0_51	7	IO	pad								
T21		MMC2_SDWP PADCONFIG: PADCONFIG69 0x04084114	MMC2_SDWP	0	I	0	Off / Off / Off	Off / Off / Off	7	1.8V / 3.3V	VDDSHV4 / NA	Yes	LVCMOS	PU/PD
			MCASP1_AFSX	1	IO	0								
			UART4_TXD	3	O									
			GPIO0_52	7	IO	pad								
D3	NA	MMC0_DAT0 PADCONFIG: PADCONFIG130 0x04084208	MMC0_DAT0	0	IO	1	Off / Off / Off	Off / Off / Off	7	1.8V / 3.3V	VDDSHV2 / NA	Yes	SDIO	PU/PD
			UART3_CTSn	1	I	1								
			EHRPWM_TZn_IN1	2	I	0								
			SPI2_CLK	6	IO	0								
			GPIO0_113	7	IO	pad								
D4	NA	MMC0_DAT1 PADCONFIG: PADCONFIG129 0x04084204	MMC0_DAT1	0	IO	1	Off / Off / Off	Off / Off / Off	7	1.8V / 3.3V	VDDSHV2 / NA	Yes	SDIO	PU/PD
			UART3_RTSn	1	O									
			EHRPWM1_B	2	IO	0								
			SPI1_CS3	5	IO	1								
			SPI2_CS0	6	IO	1								
			GPIO0_112	7	IO	pad								
C1	NA	MMC0_DAT2 PADCONFIG: PADCONFIG128 0x04084200	MMC0_DAT2	0	IO	1	Off / Off / Off	Off / Off / Off	7	1.8V / 3.3V	VDDSHV2 / NA	Yes	SDIO	PU/PD
			UART3_TXD	1	O									
			EHRPWM1_A	2	IO	0								
			MCAN2_TX	3	O									
			SPI1_CLK	5	IO	0								
			TIMER_IO0	6	IO	0								
			GPIO0_111	7	IO	pad								

ADVANCE INFORMATION

Table 5-1. Pin Attributes (ANB, ANQ Packages) (continued)

ANB BALL NUMBER [1]	ANQ BALL NUMBER [1]	BALL NAME [2] PADCONFIG Register [15] PADCONFIG Address [16]	SIGNAL NAME [3]	MUX MODE [4]	TYPE [5]	DSIS [6]	BALL STATE DURING RESET (RX/TX/PULL) [7]	BALL STATE AFTER RESET (RX/TX/PULL) [8]	MUX MODE AFTER RESET [9]	I/O OPERATING VOLTAGE [10]	ANB POWER / ANQ POWER [11]	HYS [12]	BUFFER TYPE [13]	PULL UP/DOWN TYPE [14]
C2	NA	MMC0_DAT3 PADCONFIG: PADCONFIG127 0x040841FC	MMC0_DAT3	0	IO	1	Off / Off / Off	Off / Off / Off	7	1.8V / 3.3V	VDDSHV2 / NA	Yes	SDIO	PU/PD
			UART3_RXD	1	I	1								
			EHRPWM0_B	2	IO	0								
			MCAN2_RX	3	I	1								
			SPI1_CS0	5	IO	1								
			SPI2_CS2	6	IO	1								
			GPIO0_110	7	IO	pad								
C4	NA	MMC0_DAT4 PADCONFIG: PADCONFIG126 0x040841F8	MMC0_DAT4	0	IO	1	Off / Off / Off	Off / Off / Off	7	1.8V / 3.3V	VDDSHV2 / NA	Yes	SDIO	PU/PD
			UART2_CTSn	1	I	1								
			EHRPWM0_A	2	IO	0								
			SPI1_CLK	5	IO	0								
			SPI2_D1	6	IO	0								
			GPIO0_109	7	IO	pad								
B3	NA	MMC0_DAT5 PADCONFIG: PADCONFIG125 0x040841F4	MMC0_DAT5	0	IO	1	Off / Off / Off	Off / Off / Off	7	1.8V / 3.3V	VDDSHV2 / NA	Yes	SDIO	PU/PD
			UART2_RTSn	1	O									
			EHRPWM_TZn_IN2	2	I	0								
			SPI1_CS0	5	IO	1								
			SPI2_D0	6	IO	0								
			GPIO0_108	7	IO	pad								
A3	NA	MMC0_DAT6 PADCONFIG: PADCONFIG124 0x040841F0	MMC0_DAT6	0	IO	1	Off / Off / Off	Off / Off / Off	7	1.8V / 3.3V	VDDSHV2 / NA	Yes	SDIO	PU/PD
			UART2_TXD	1	O									
			EHRPWM0_SYNCO	2	O									
			MCAN1_TX	3	O									
			SPI2_CLK	4	IO	0								
			SPI1_D1	5	IO	0								
			SPI2_CS3	6	IO	1								
			GPIO0_107	7	IO	pad								
B4	NA	MMC0_DAT7 PADCONFIG: PADCONFIG123 0x040841EC	MMC0_DAT7	0	IO	1	Off / Off / Off	Off / Off / Off	7	1.8V / 3.3V	VDDSHV2 / NA	Yes	SDIO	PU/PD
			UART2_RXD	1	I	1								
			EHRPWM0_SYNCI	2	I	0								
			MCAN1_RX	3	I	1								
			SPI1_D0	5	IO	0								
			SPI2_CS1	6	IO	1								
			GPIO0_106	7	IO	pad								

Table 5-1. Pin Attributes (ANB, ANQ Packages) (continued)

ANB BALL NUMBER [1]	ANQ BALL NUMBER [1]	BALL NAME [2] PADCONFIG Register [15] PADCONFIG Address [16]	SIGNAL NAME [3]	MUX MODE [4]	TYPE [5]	DSIS [6]	BALL STATE DURING RESET (RX/TX/PULL) [7]	BALL STATE AFTER RESET (RX/TX/PULL) [8]	MUX MODE AFTER RESET [9]	I/O OPERATING VOLTAGE [10]	ANB POWER / ANQ POWER [11]	HYS [12]	BUFFER TYPE [13]	PULL UP/DOWN TYPE [14]
AA1	NA	MMC1_DAT0 PADCONFIG: PADCONFIG137 0x04084224	MMC1_DAT0	0	IO	1	Off / Off / Off	Off / Off / Off	7	1.8V / 3.3V	VDDSHV3 / NA	Yes	SDIO	PU/PD
			CP_GEMAC_CPTS0_HW2TSPUSH	1	I	0								
			TIMER_IO3	2	IO	0								
			UART2_CTSn	3	I	1								
			ECAP2_IN_APWM_OUT	4	IO	0								
			SPI2_D1	6	IO	0								
			GPIO0_119	7	IO	pad								
Y4	NA	MMC1_DAT1 PADCONFIG: PADCONFIG136 0x04084220	MMC1_DAT1	0	IO	1	Off / Off / Off	Off / Off / Off	7	1.8V / 3.3V	VDDSHV3 / NA	Yes	SDIO	PU/PD
			CP_GEMAC_CPTS0_HW1TSPUSH	1	I	0								
			TIMER_IO2	2	IO	0								
			UART2_RTSn	3	O									
			ECAP1_IN_APWM_OUT	4	IO	0								
			SPI3_CS2	5	IO	1								
			SPI2_D0	6	IO	0								
			GPIO0_118	7	IO	pad								
AA2	NA	MMC1_DAT2 PADCONFIG: PADCONFIG135 0x0408421C	MMC1_DAT2	0	IO	1	Off / Off / Off	Off / Off / Off	7	1.8V / 3.3V	VDDSHV3 / NA	Yes	SDIO	PU/PD
			CP_GEMAC_CPTS0_TS_SYNC	1	O									
			TIMER_IO1	2	IO	0								
			UART2_TXD	3	O									
			MCAN1_TX	4	O									
			SPI3_D1	5	IO	0								
			SPI2_CS3	6	IO	1								
			GPIO0_117	7	IO	pad								
AB2	NA	MMC1_DAT3 PADCONFIG: PADCONFIG134 0x04084218	MMC1_DAT3	0	IO	1	Off / Off / Off	Off / Off / Off	7	1.8V / 3.3V	VDDSHV3 / NA	Yes	SDIO	PU/PD
			CP_GEMAC_CPTS0_TS_COMP	1	O									
			TIMER_IO0	2	IO	0								
			UART2_RXD	3	I	1								
			MCAN1_RX	4	I	1								
			SPI3_D0	5	IO	0								
			SPI2_CS1	6	IO	1								
			GPIO0_116	7	IO	pad								
U22		MMC2_DAT0 PADCONFIG: PADCONFIG64 0x04084100	MMC2_DAT0	0	IO	1	Off / Off / Off	Off / Off / Off	7	1.8V / 3.3V	VDDSHV4 / NA	Yes	SDIO	PU/PD
			MCASP1_AXR0	1	IO	0								
			GPIO0_48	7	IO	pad								

ADVANCE INFORMATION

ADVANCE INFORMATION

Table 5-1. Pin Attributes (ANB, ANQ Packages) (continued)

ANB BALL NUMBER [1]	ANQ BALL NUMBER [1]	BALL NAME [2] PADCONFIG Register [15] PADCONFIG Address [16]	SIGNAL NAME [3]	MUX MODE [4]	TYPE [5]	DSIS [6]	BALL STATE DURING RESET (RX/TX/PULL) [7]	BALL STATE AFTER RESET (RX/TX/PULL) [8]	MUX MODE AFTER RESET [9]	I/O OPERATING VOLTAGE [10]	ANB POWER / ANQ POWER [11]	HYS [12]	BUFFER TYPE [13]	PULL UP/DOWN TYPE [14]
T22		MMC2_DAT1 PADCONFIG: PADCONFIG63 0x040840FC	MMC2_DAT1	0	IO	1	Off / Off / Off	Off / Off / Off	7	1.8V / 3.3V	VDDSHV4 / NA	Yes	SDIO	PU/PD
			MCASP1_AXR1	1	IO	0								
			GPIO0_47	7	IO	pad								
T23		MMC2_DAT2 PADCONFIG: PADCONFIG62 0x040840F8	MMC2_DAT2	0	IO	1	Off / Off / Off	Off / Off / Off	7	1.8V / 3.3V	VDDSHV4 / NA	Yes	SDIO	PU/PD
			MCASP1_AXR2	1	IO	0								
			UART5_TXD	3	O									
			GPIO0_46	7	IO	pad								
R22		MMC2_DAT3 PADCONFIG: PADCONFIG61 0x040840F4	MMC2_DAT3	0	IO	1	Off / Off / Off	Off / Off / Off	7	1.8V / 3.3V	VDDSHV4 / NA	Yes	SDIO	PU/PD
			MCASP1_AXR3	1	IO	0								
			UART5_RXD	3	I	1								
			GPIO0_45	7	IO	pad								
D22	NA	OSPI0_CLK PADCONFIG: PADCONFIG15 0x0408403C	OSPI0_CLK	0	O		Off / Off / Off	Off / Off / Off	7	1.8V	VDDS1 / NA	Yes	1P8-LVCMOS	PU/PD
			GPIO0_0	7	IO	pad								
E22	NA	OSPI0_DQS PADCONFIG: PADCONFIG17 0x04084044	OSPI0_DQS	0	I	0	Off / Off / Off	Off / Off / Off	7	1.8V	VDDS1 / NA	Yes	1P8-LVCMOS	PU/PD
			UART5_CTSn	5	I	1								
			GPIO0_2	7	IO	pad								
E18	NA	OSPI0_LBCLKO PADCONFIG: PADCONFIG16 0x04084040	OSPI0_LBCLKO	0	IO	0	Off / Off / Off	Off / Off / Off	7	1.8V	VDDS1 / NA	Yes	1P8-LVCMOS	PU/PD
			UART5_RTSn	5	O									
			GPIO0_1	7	IO	pad								
C20	NA	OSPI0_CSn0 PADCONFIG: PADCONFIG26 0x04084068	OSPI0_CSn0	0	O		Off / Off / Off	Off / Off / Off	7	1.8V	VDDS1 / NA	Yes	1P8-LVCMOS	PU/PD
			GPIO0_11	7	IO	pad								
D20	NA	OSPI0_CSn1 PADCONFIG: PADCONFIG27 0x0408406C	OSPI0_CSn1	0	O		Off / Off / Off	Off / Off / Off	7	1.8V	VDDS1 / NA	Yes	1P8-LVCMOS	PU/PD
			GPIO0_12	7	IO	pad								
D18	NA	OSPI0_CSn2 PADCONFIG: PADCONFIG28 0x04084070	OSPI0_CSn2	0	O		Off / Off / Off	Off / Off / Off	7	1.8V	VDDS1 / NA	Yes	1P8-LVCMOS	PU/PD
			SPI1_CS1	1	IO	1								
			OSPI0_RESET_OUT1	2	O									
			MCASP1_AFSR	3	IO	0								
			MCASP1_AXR2	4	IO	0								
			UART5_RXD	5	I	1								
			ADC_EXT_TRIGGER0	6	I	0								
			GPIO0_13	7	IO	pad								

Table 5-1. Pin Attributes (ANB, ANQ Packages) (continued)

ANB BALL NUMBER [1]	ANQ BALL NUMBER [1]	BALL NAME [2] PADCONFIG Register [15] PADCONFIG Address [16]	SIGNAL NAME [3]	MUX MODE [4]	TYPE [5]	DSIS [6]	BALL STATE DURING RESET (RX/TX/PULL) [7]	BALL STATE AFTER RESET (RX/TX/PULL) [8]	MUX MODE AFTER RESET [9]	I/O OPERATING VOLTAGE [10]	ANB POWER / ANQ POWER [11]	HYS [12]	BUFFER TYPE [13]	PULL UP/DOWN TYPE [14]
C23	NA	OSPI0_CSn3 PADCONFIG: PADCONFIG29 0x04084074	OSPI0_CSn3	0	O		Off / Off / Off	Off / Off / Off	7	1.8V	VDDS1 / NA	Yes	1P8-LVCMOS	PU/PD
			OSPI0_RESET_OUT0	1	O									
			OSPI0_ECC_FAIL	2	I	1								
			MCASP1_ACLKR	3	IO	0								
			MCASP1_AXR3	4	IO	0								
			UART5_TXD	5	O									
			ADC_EXT_TRIGGER1	6	I	0								
			GPIO0_14	7	IO	pad								
C22	NA	OSPI0_D0 PADCONFIG: PADCONFIG18 0x04084048	OSPI0_D0	0	IO	0	Off / Off / Off	Off / Off / Off	7	1.8V	VDDS1 / NA	Yes	1P8-LVCMOS	PU/PD
			GPIO0_3	7	IO	pad								
D21	NA	OSPI0_D1 PADCONFIG: PADCONFIG19 0x0408404C	OSPI0_D1	0	IO	0	Off / Off / Off	Off / Off / Off	7	1.8V	VDDS1 / NA	Yes	1P8-LVCMOS	PU/PD
			GPIO0_4	7	IO	pad								
E23	NA	OSPI0_D2 PADCONFIG: PADCONFIG20 0x04084050	OSPI0_D2	0	IO	0	Off / Off / Off	Off / Off / Off	7	1.8V	VDDS1 / NA	Yes	1P8-LVCMOS	PU/PD
			GPIO0_5	7	IO	pad								
D23	NA	OSPI0_D3 PADCONFIG: PADCONFIG21 0x04084054	OSPI0_D3	0	IO	0	Off / Off / Off	Off / Off / Off	7	1.8V	VDDS1 / NA	Yes	1P8-LVCMOS	PU/PD
			GPIO0_6	7	IO	pad								
F21	NA	OSPI0_D4 PADCONFIG: PADCONFIG22 0x04084058	OSPI0_D4	0	IO	0	Off / Off / Off	Off / Off / Off	7	1.8V	VDDS1 / NA	Yes	1P8-LVCMOS	PU/PD
			SPI1_CS0	1	IO	1								
			MCASP1_AXR1	2	IO	0								
			UART6_RXD	3	I	1								
			GPIO0_7	7	IO	pad								
F19	NA	OSPI0_D5 PADCONFIG: PADCONFIG23 0x0408405C	OSPI0_D5	0	IO	0	Off / Off / Off	Off / Off / Off	7	1.8V	VDDS1 / NA	Yes	1P8-LVCMOS	PU/PD
			SPI1_CLK	1	IO	0								
			MCASP1_AXR0	2	IO	0								
			UART6_TXD	3	O									
			GPIO0_8	7	IO	pad								

ADVANCE INFORMATION

Table 5-1. Pin Attributes (ANB, ANQ Packages) (continued)

ANB BALL NUMBER [1]	ANQ BALL NUMBER [1]	BALL NAME [2] PADCONFIG Register [15] PADCONFIG Address [16]	SIGNAL NAME [3]	MUX MODE [4]	TYPE [5]	DSIS [6]	BALL STATE DURING RESET (RX/TX/PULL) [7]	BALL STATE AFTER RESET (RX/TX/PULL) [8]	MUX MODE AFTER RESET [9]	I/O OPERATING VOLTAGE [10]	ANB POWER / ANQ POWER [11]	HYS [12]	BUFFER TYPE [13]	PULL UP/DOWN TYPE [14]
G20	NA	OSPI0_D6 PADCONFIG: PADCONFIG24 0x04084060	OSPI0_D6	0	IO	0	Off / Off / Off	Off / Off / Off	7	1.8V	VDDS1 / NA	Yes	1P8-LVCMOS	PU/PD
			SPI1_D0	1	IO	0								
			MCASP1_ACLKX	2	IO	0								
			UART6_RTSn	3	O									
			I2C3_SCL	4	IOD	1								
			UART4_RXD	5	I	1								
			GPIO0_9	7	IO	pad								
F20	NA	OSPI0_D7 PADCONFIG: PADCONFIG25 0x04084064	OSPI0_D7	0	IO	0	Off / Off / Off	Off / Off / Off	7	1.8V	VDDS1 / NA	Yes	1P8-LVCMOS	PU/PD
			SPI1_D1	1	IO	0								
			MCASP1_AFSX	2	IO	0								
			UART6_CTSn	3	I	1								
			I2C3_SDA	4	IOD	1								
			UART4_TXD	5	O									
			GPIO0_10	7	IO	pad								
AA18	NA	PMIC_LPM_EN0	PMIC_LPM_EN0		O		Off / Off / Up			1.8V	VDDS_RTC / NA		RTC-LVCMOS	PU
AB18	NA	PORz PADCONFIG: PADCONFIG7 0x0408401C	PORz	0	I				0	1.8V	VDDS_OSC0 / NA	Yes	FS RESET	
C16	NA	RESETSTATz PADCONFIG: PADCONFIG144 0x04084240	RESETSTATz	0	O		Off / Low / Off	Off / SS / Off	0	1.8V / 3.3V	VDDSHV1 / NA	Yes	LVCMOS	PU/PD
E16	NA	RESETz PADCONFIG: PADCONFIG143 0x0408423C	RESETz	0	I		On / Off / Up	On / Off / Up	0	1.8V / 3.3V	VDDSHV1 / NA	Yes	LVCMOS	PU/PD
Y7		RGMII1_RXC PADCONFIG: PADCONFIG77 0x04084134	RGMII1_RXC	0	I	0	Off / Off / Off	Off / Off / Off	7	1.8V	VDDS0 / NA	Yes	1P8-LVCMOS	PU/PD
			RMII1_REF_CLK	1	I	0								
			GPIO0_60	7	IO	pad								
Y6		RGMII1_RX_CTL PADCONFIG: PADCONFIG76 0x04084130	RGMII1_RX_CTL	0	I	0	Off / Off / Off	Off / Off / Off	7	1.8V	VDDS0 / NA	Yes	1P8-LVCMOS	PU/PD
			RMII1_RX_ER	1	I	0								
			GPIO0_59	7	IO	pad								
W11		RGMII1_TXC PADCONFIG: PADCONFIG71 0x0408411C	RGMII1_TXC	0	O		Off / Off / Off	Off / Off / Off	7	1.8V	VDDS0 / NA	Yes	1P8-LVCMOS	PU/PD
			RMII1_CRS_DV	1	I	0								
			GPIO0_54	7	IO	pad								

Table 5-1. Pin Attributes (ANB, ANQ Packages) (continued)

ANB BALL NUMBER [1]	ANQ BALL NUMBER [1]	BALL NAME [2] PADCONFIG Register [15] PADCONFIG Address [16]	SIGNAL NAME [3]	MUX MODE [4]	TYPE [5]	DSIS [6]	BALL STATE DURING RESET (RX/TX/PULL) [7]	BALL STATE AFTER RESET (RX/TX/PULL) [8]	MUX MODE AFTER RESET [9]	I/O OPERATING VOLTAGE [10]	ANB POWER / ANQ POWER [11]	HYS [12]	BUFFER TYPE [13]	PULL UP/DOWN TYPE [14]
AB11		RGMII1_TX_CTL PADCONFIG: PADCONFIG70 0x04084118	RGMII1_TX_CTL	0	O		Off / Off / Off	Off / Off / Off	7	1.8V	VDDS0 / NA	Yes	1P8-LVCMOS	PU/PD
			RMII1_TX_EN	1	O									
			GPIO0_53	7	IO	pad								
AC7		RGMII2_RXC PADCONFIG: PADCONFIG91 0x0408416C	RGMII2_RXC	0	I	0	Off / Off / Off	Off / Off / Off	7	1.8V	VDDS0 / NA	Yes	1P8-LVCMOS	PU/PD
			RMII2_REF_CLK	1	I	0								
			MCASP2_AXR1	2	IO	0								
			GPIO0_74	7	IO	pad								
AC8		RGMII2_RX_CTL PADCONFIG: PADCONFIG90 0x04084168	RGMII2_RX_CTL	0	I	0	Off / Off / Off	Off / Off / Off	7	1.8V	VDDS0 / NA	Yes	1P8-LVCMOS	PU/PD
			RMII2_RX_ER	1	I	0								
			MCASP2_AXR3	2	IO	0								
			GPIO0_73	7	IO	pad								
Y13		RGMII2_TXC PADCONFIG: PADCONFIG85 0x04084154	RGMII2_TXC	0	O		Off / Off / Off	Off / Off / Off	7	1.8V	VDDS0 / NA	Yes	1P8-LVCMOS	PU/PD
			RMII2_CRS_DV	1	I	0								
			MCASP2_AXR5	2	IO	0								
			GPIO0_68	7	IO	pad								
AB12		RGMII2_TX_CTL PADCONFIG: PADCONFIG84 0x04084150	RGMII2_TX_CTL	0	O		Off / Off / Off	Off / Off / Off	7	1.8V	VDDS0 / NA	Yes	1P8-LVCMOS	PU/PD
			RMII2_TX_EN	1	O									
			MCASP2_AXR4	2	IO	0								
			GPIO0_67	7	IO	pad								
Y8		RGMII1_RD0 PADCONFIG: PADCONFIG78 0x04084138	RGMII1_RD0	0	I	0	Off / Off / Off	Off / Off / Off	7	1.8V	VDDS0 / NA	Yes	1P8-LVCMOS	PU/PD
			RMII1_RXD0	1	I	0								
			GPIO0_61	7	IO	pad								
AA6		RGMII1_RD1 PADCONFIG: PADCONFIG79 0x0408413C	RGMII1_RD1	0	I	0	Off / Off / Off	Off / Off / Off	7	1.8V	VDDS0 / NA	Yes	1P8-LVCMOS	PU/PD
			RMII1_RXD1	1	I	0								
			GPIO0_62	7	IO	pad								
AA8		RGMII1_RD2 PADCONFIG: PADCONFIG80 0x04084140	RGMII1_RD2	0	I	0	Off / Off / Off	Off / Off / Off	7	1.8V	VDDS0 / NA	Yes	1P8-LVCMOS	PU/PD
			I2C2_SCL	1	IOD	1								
			GPMC0_A5	2	O									
			GPIO0_63	7	IO	pad								
W8		RGMII1_RD3 PADCONFIG: PADCONFIG81 0x04084144	RGMII1_RD3	0	I	0	Off / Off / Off	Off / Off / Off	7	1.8V	VDDS0 / NA	Yes	1P8-LVCMOS	PU/PD
			I2C2_SDA	1	IOD	1								
			GPMC0_A6	2	O									
			GPIO0_64	7	IO	pad								

ADVANCE INFORMATION

ADVANCE INFORMATION

Table 5-1. Pin Attributes (ANB, ANQ Packages) (continued)

ANB BALL NUMBER [1]	ANQ BALL NUMBER [1]	BALL NAME [2] PADCONFIG Register [15] PADCONFIG Address [16]	SIGNAL NAME [3]	MUX MODE [4]	TYPE [5]	DSIS [6]	BALL STATE DURING RESET (RX/TX/PULL) [7]	BALL STATE AFTER RESET (RX/TX/PULL) [8]	MUX MODE AFTER RESET [9]	I/O OPERATING VOLTAGE [10]	ANB POWER / ANQ POWER [11]	HYS [12]	BUFFER TYPE [13]	PULL UP/DOWN TYPE [14]
AC10		RGMII1_TD0 PADCONFIG: PADCONFIG72 0x04084120	RGMII1_TD0	0	O		Off / Off / Off	Off / Off / Off	7	1.8V	VDDS0 / NA	Yes	1P8-LVCMOS	PU/PD
			RMII1_TXD0	1	O									
			GPIO0_55	7	IO	pad								
W13		RGMII1_TD1 PADCONFIG: PADCONFIG73 0x04084124	RGMII1_TD1	0	O		Off / Off / Off	Off / Off / Off	7	1.8V	VDDS0 / NA	Yes	1P8-LVCMOS	PU/PD
			RMII1_TXD1	1	O									
			GPIO0_56	7	IO	pad								
Y11		RGMII1_TD2 PADCONFIG: PADCONFIG74 0x04084128	RGMII1_TD2	0	O		Off / Off / Off	Off / Off / Off	7	1.8V	VDDS0 / NA	Yes	1P8-LVCMOS	PU/PD
			GPMC0_A0	1	O									
			GPIO0_57	7	IO	pad								
AA11		RGMII1_TD3 PADCONFIG: PADCONFIG75 0x0408412C	RGMII1_TD3	0	O		Off / Off / Off	Off / Off / Off	7	1.8V	VDDS0 / NA	Yes	1P8-LVCMOS	PU/PD
			CLKOUT0	1	O									
			GPIO0_58	7	IO	pad								
AB9		RGMII2_RD0 PADCONFIG: PADCONFIG92 0x04084170	RGMII2_RD0	0	I	0	Off / Off / Off	Off / Off / Off	7	1.8V	VDDS0 / NA	Yes	1P8-LVCMOS	PU/PD
			RMII2_RXD0	1	I	0								
			MCASP2_AXR2	2	IO	0								
			GPIO0_75	7	IO	pad								
AC9		RGMII2_RD1 PADCONFIG: PADCONFIG93 0x04084174	RGMII2_RD1	0	I	0	Off / Off / Off	Off / Off / Off	7	1.8V	VDDS0 / NA	Yes	1P8-LVCMOS	PU/PD
			RMII2_RXD1	1	I	0								
			MCASP2_AFSR	2	IO	0								
			MCASP2_AXR7	5	IO	0								
			GPIO0_76	7	IO	pad								
AB10		RGMII2_RD2 PADCONFIG: PADCONFIG94 0x04084178	RGMII2_RD2	0	I	0	Off / Off / Off	Off / Off / Off	7	1.8V	VDDS0 / NA	Yes	1P8-LVCMOS	PU/PD
			GPMC0_A3	1	O									
			MCASP2_AXR0	2	IO	0								
			SPI3_CLK	3	IO	0								
			GPIO0_77	7	IO	pad								
			EQEP2_A	8	I	0								
AB8		RGMII2_RD3 PADCONFIG: PADCONFIG95 0x0408417C	RGMII2_RD3	0	I	0	Off / Off / Off	Off / Off / Off	7	1.8V	VDDS0 / NA	Yes	1P8-LVCMOS	PU/PD
			GPMC0_A4	1	O									
			AUDIO_EXT_REFCLK0	2	IO	0								
			SPI3_CS0	3	IO	1								
			GPIO0_78	7	IO	pad								
			EQEP2_B	8	I	0								

Table 5-1. Pin Attributes (ANB, ANQ Packages) (continued)

ANB BALL NUMBER [1]	ANQ BALL NUMBER [1]	BALL NAME [2] PADCONFIG Register [15] PADCONFIG Address [16]	SIGNAL NAME [3]	MUX MODE [4]	TYPE [5]	DSIS [6]	BALL STATE DURING RESET (RX/TX/PULL) [7]	BALL STATE AFTER RESET (RX/TX/PULL) [8]	MUX MODE AFTER RESET [9]	I/O OPERATING VOLTAGE [10]	ANB POWER / ANQ POWER [11]	HYS [12]	BUFFER TYPE [13]	PULL UP/DOWN TYPE [14]
AC12		RGMII2_TD0 PADCONFIG: PADCONFIG86 0x04084158	RGMII2_TD0	0	O		Off / Off / Off	Off / Off / Off	7	1.8V	VDDS0 / NA	Yes	1P8-LVCMOS	PU/PD
			RMII2_TXD0	1	O									
			MCASP2_AXR6	2	IO	0								
			GPIO0_69	7	IO	pad								
AB13		RGMII2_TD1 PADCONFIG: PADCONFIG87 0x0408415C	RGMII2_TD1	0	O		Off / Off / Off	Off / Off / Off	7	1.8V	VDDS0 / NA	Yes	1P8-LVCMOS	PU/PD
			RMII2_TXD1	1	O									
			MCASP2_ACLKR	2	IO	0								
			MCASP2_AXR8	5	IO	0								
			GPIO0_70	7	IO	pad								
AA12		RGMII2_TD2 PADCONFIG: PADCONFIG88 0x04084160	RGMII2_TD2	0	O		Off / Off / Off	Off / Off / Off	7	1.8V	VDDS0 / NA	Yes	1P8-LVCMOS	PU/PD
			GPMC0_A1	1	O									
			MCASP2_AFSX	2	IO	0								
			SPI3_D0	3	IO	0								
			GPIO0_71	7	IO	pad								
			EQEP2_I	8	IO	0								
AA13		RGMII2_TD3 PADCONFIG: PADCONFIG89 0x04084164	RGMII2_TD3	0	O		Off / Off / Off	Off / Off / Off	7	1.8V	VDDS0 / NA	Yes	1P8-LVCMOS	PU/PD
			GPMC0_A2	1	O									
			MCASP2_ACLKX	2	IO	0								
			SPI3_D1	3	IO	0								
			GPIO0_72	7	IO	pad								
			EQEP2_S	8	IO	0								
AB17	NA	RSVD0	RSVD0		N/A									
Y18		RTC_PORz	RTC_PORz		I					1.8V	VDDS_RTC / NA	Yes	RTC-LVCMOS	
E13	NA	SPI0_CLK PADCONFIG: PADCONFIG106 0x040841A8	SPI0_CLK	0	IO	0	Off / Off / Off	Off / Off / Off	7	1.8V / 3.3V	VDDSHV1 / NA	Yes	LVCMOS	PU/PD
			CP_GEMAC_CPTS0_TS_SYNC	1	O									
			EHRPWM1_A	2	IO	0								
			GPIO0_89	7	IO	pad								
E11	NA	SPI0_CS0 PADCONFIG: PADCONFIG104 0x040841A0	SPI0_CS0	0	IO	1	Off / Off / Off	Off / Off / Off	7	1.8V / 3.3V	VDDSHV1 / NA	Yes	LVCMOS	PU/PD
			EHRPWM0_A	2	IO	0								
			GPIO0_87	7	IO	pad								

ADVANCE INFORMATION

Table 5-1. Pin Attributes (ANB, ANQ Packages) (continued)

ANB BALL NUMBER [1]	ANQ BALL NUMBER [1]	BALL NAME [2] PADCONFIG Register [15] PADCONFIG Address [16]	SIGNAL NAME [3]	MUX MODE [4]	TYPE [5]	DSIS [6]	BALL STATE DURING RESET (RX/TX/PULL) [7]	BALL STATE AFTER RESET (RX/TX/PULL) [8]	MUX MODE AFTER RESET [9]	I/O OPERATING VOLTAGE [10]	ANB POWER / ANQ POWER [11]	HYS [12]	BUFFER TYPE [13]	PULL UP/DOWN TYPE [14]
D11	NA	SPI0_CS1 PADCONFIG: PADCONFIG105 0x040841A4	SPI0_CS1	0	IO	1	Off / Off / Off	Off / Off / Off	7	1.8V / 3.3V	VDDSHV1 / NA	Yes	LVCMOS	PU/PD
			CP_GEMAC_CPTS0_TS_COMP	1	O									
			EHRPWM0_B	2	IO	0								
			ECAP0_IN_APWM_OUT	3	IO	0								
			AUDIO_EXT_REFCLK1	4	IO	0								
			GPIO0_88	7	IO	pad								
			EHRPWM_TZn_IN5	9	I	0								
E12	NA	SPI0_D0 PADCONFIG: PADCONFIG107 0x040841AC	SPI0_D0	0	IO	0	Off / Off / Off	Off / Off / Off	7	1.8V / 3.3V	VDDSHV1 / NA	Yes	LVCMOS	PU/PD
			CP_GEMAC_CPTS0_HW1TSPUSH	1	I	0								
			EHRPWM1_B	2	IO	0								
			GPIO0_90	7	IO	pad								
B12	NA	SPI0_D1 PADCONFIG: PADCONFIG108 0x040841B0	SPI0_D1	0	IO	0	Off / Off / Off	Off / Off / Off	7	1.8V / 3.3V	VDDSHV1 / NA	Yes	LVCMOS	PU/PD
			CP_GEMAC_CPTS0_HW2TSPUSH	1	I	0								
			EHRPWM_TZn_IN0	2	I	0								
			GPIO0_91	7	IO	pad								
AB14	NA	TCK PADCONFIG: PADCONFIG8 0x04084020	TCK	0	I		On / Off / Up	On / Off / Up	0	1.8V	VDDS0 / NA	Yes	1P8-LVCMOS	PU/PD
AC16	NA	TDI PADCONFIG: PADCONFIG10 0x04084028	TDI	0	I		On / Off / Up	On / Off / Up	0	1.8V	VDDS0 / NA	Yes	1P8-LVCMOS	PU/PD
AB15	NA	TDO PADCONFIG: PADCONFIG11 0x0408402C	TDO	0	OZ		Off / Off / Up	Off / SS / Up	0	1.8V	VDDS0 / NA	Yes	1P8-LVCMOS	PU/PD
Y17	NA	TMS PADCONFIG: PADCONFIG12 0x04084030	TMS	0	I		On / Off / Up	On / Off / Up	0	1.8V	VDDS0 / NA	Yes	1P8-LVCMOS	PU/PD
AB16	NA	TRSTn PADCONFIG: PADCONFIG9 0x04084024	TRSTn	0	I		On / Off / Down	On / Off / Down	0	1.8V	VDDS0 / NA	Yes	1P8-LVCMOS	PU/PD

Table 5-1. Pin Attributes (ANB, ANQ Packages) (continued)

ANB BALL NUMBER [1]	ANQ BALL NUMBER [1]	BALL NAME [2] PADCONFIG Register [15] PADCONFIG Address [16]	SIGNAL NAME [3]	MUX MODE [4]	TYPE [5]	DSIS [6]	BALL STATE DURING RESET (RX/TX/PULL) [7]	BALL STATE AFTER RESET (RX/TX/PULL) [8]	MUX MODE AFTER RESET [9]	I/O OPERATING VOLTAGE [10]	ANB POWER / ANQ POWER [11]	HYS [12]	BUFFER TYPE [13]	PULL UP/DOWN TYPE [14]
B14	NA	UART0_CTSn PADCONFIG: PADCONFIG111 0x040841BC	UART0_CTSn	0	I	1	Off / Off / Off	Off / Off / Off	7	1.8V / 3.3V	VDDSHV1 / NA	Yes	LVCMOS	PU/PD
			SPI0_CS2	1	IO	1								
			I2C3_SCL	2	IOD	1								
			UART2_RXD	3	I	1								
			TIMER_IO2	4	IO	0								
			AUDIO_EXT_REFCLK0	5	IO	0								
			MCAN2_RX	6	I	1								
			GPIO0_94	7	IO	pad								
			MCASP2_AFSX	8	IO	0								
			MMC2_SDCD	9	I	0								
B13	NA	UART0_RTSn PADCONFIG: PADCONFIG112 0x040841C0	UART0_RTSn	0	O		Off / Off / Off	Off / Off / Off	7	1.8V / 3.3V	VDDSHV1 / NA	Yes	LVCMOS	PU/PD
			SPI0_CS3	1	IO	1								
			I2C3_SDA	2	IOD	1								
			UART2_TXD	3	O									
			TIMER_IO3	4	IO	0								
			AUDIO_EXT_REFCLK1	5	IO	0								
			MCAN2_TX	6	O									
			GPIO0_95	7	IO	pad								
			MCASP2_ACLKX	8	IO	0								
			MMC2_SDWP	9	I	0								
D13	NA	UART0_RXD PADCONFIG: PADCONFIG109 0x040841B4	UART0_RXD	0	I	1	Off / Off / Off	Off / Off / Off	7	1.8V / 3.3V	VDDSHV1 / NA	Yes	LVCMOS	PU/PD
			ECAP1_IN_APWM_OUT	1	IO	0								
			SPI2_D0	2	IO	0								
			EHRPWM2_A	3	IO	0								
			GPIO0_92	7	IO	pad								
C13	NA	UART0_TXD PADCONFIG: PADCONFIG110 0x040841B8	UART0_TXD	0	O		Off / Off / Off	Off / Off / Off	7	1.8V / 3.3V	VDDSHV1 / NA	Yes	LVCMOS	PU/PD
			ECAP2_IN_APWM_OUT	1	IO	0								
			SPI2_D1	2	IO	0								
			EHRPWM2_B	3	IO	0								
			GPIO0_93	7	IO	pad								
AC4	NA	USB0_DM	USB0_DM		IO					1.8V / 3.3V	VDDA_1P8_USB, VDDA_3P3_USB / NA		USB2PHY	
AB4	NA	USB0_DP	USB0_DP		IO					1.8V / 3.3V	VDDA_1P8_USB, VDDA_3P3_USB / NA		USB2PHY	

ADVANCE INFORMATION

Table 5-1. Pin Attributes (ANB, ANQ Packages) (continued)

ANB BALL NUMBER [1]	ANQ BALL NUMBER [1]	BALL NAME [2] PADCONFIG Register [15] PADCONFIG Address [16]	SIGNAL NAME [3]	MUX MODE [4]	TYPE [5]	DSIS [6]	BALL STATE DURING RESET (RX/TX/PULL) [7]	BALL STATE AFTER RESET (RX/TX/PULL) [8]	MUX MODE AFTER RESET [9]	I/O OPERATING VOLTAGE [10]	ANB POWER / ANQ POWER [11]	HYS [12]	BUFFER TYPE [13]	PULL UP/DOWN TYPE [14]
C6	NA	USB0_DRVVBUS PADCONFIG: PADCONFIG145 0x04084244	USB0_DRVVBUS	0	O		Off / Off / Down	Off / Off / Down	7	1.8V / 3.3V	VDDSHV1 / NA	Yes	LVCMOS	PU/PD
			GPIO0_124	7	IO	pad								
AB3	NA	USB0_RCALIB	USB0_RCALIB		IO					1.8V / 3.3V	VDDA_1P8_USB, VDDA_3P3_USB / NA		USB2PHY	
AC3	NA	USB0_VBUS	USB0_VBUS		A					1.8V / 3.3V	VDDA_1P8_USB, VDDA_3P3_USB / NA		USB2PHY	
AC5		USB1_DM	USB1_DM		IO					1.8V / 3.3V	VDDA_1P8_USB, VDDA_3P3_USB / NA		USB2PHY	
AB5		USB1_DP	USB1_DP		IO					1.8V / 3.3V	VDDA_1P8_USB, VDDA_3P3_USB / NA		USB2PHY	
A5		USB1_DRVVBUS PADCONFIG: PADCONFIG146 0x04084248	USB1_DRVVBUS	0	O		Off / Off / Down	Off / Off / Down	7	1.8V / 3.3V	VDDSHV1 / NA	Yes	LVCMOS	PU/PD
			GPIO0_125	7	IO	pad								
AC6		USB1_RCALIB	USB1_RCALIB		IO					1.8V / 3.3V	VDDA_1P8_USB, VDDA_3P3_USB / NA		USB2PHY	
AB6		USB1_VBUS	USB1_VBUS		A					1.8V / 3.3V	VDDA_1P8_USB, VDDA_3P3_USB / NA		USB2PHY	
G14		VDDA_1P8_DSI	VDDA_1P8_DSI		PWR									
T12	NA	VDDA_1P8_USB	VDDA_1P8_USB		PWR									
U16		VDDA_3P3_SDIO	VDDA_3P3_SDIO		PWR									
U12	NA	VDDA_3P3_USB	VDDA_3P3_USB		PWR									
N17		VDDA_ADC	VDDA_ADC		PWR									
G13		VDDA_CORE_DSI	VDDA_CORE_DSI		PWR									
H12		VDDA_CORE_DSI_CLK	VDDA_CORE_DSI_CLK		PWR									
U11	NA	VDDA_CORE_USB	VDDA_CORE_USB		PWR									
M10	NA	VDDA_DDR_PLL0	VDDA_DDR_PLL0		PWR									
L11	NA	VDDA_PLL0	VDDA_PLL0		PWR									
K12	NA	VDDA_PLL1	VDDA_PLL1		PWR									
T14	NA	VDDS0	VDDS0		PWR									
H16	NA	VDDS1	VDDS1		PWR									
J16, L17		VDDSHV0	VDDSHV0		PWR									
G10, H10	NA	VDDSHV1	VDDSHV1		PWR									
H8	NA	VDDSHV2	VDDSHV2		PWR									

ADVANCE INFORMATION

Table 5-1. Pin Attributes (ANB, ANQ Packages) (continued)

ANB BALL NUMBER [1]	ANQ BALL NUMBER [1]	BALL NAME [2] PADCONFIG Register [15] PADCONFIG Address [16]	SIGNAL NAME [3]	MUX MODE [4]	TYPE [5]	DSIS [6]	BALL STATE DURING RESET (RX/TX/PULL) [7]	BALL STATE AFTER RESET (RX/TX/PULL) [8]	MUX MODE AFTER RESET [9]	I/O OPERATING VOLTAGE [10]	ANB POWER / ANQ POWER [11]	HYS [12]	BUFFER TYPE [13]	PULL UP/DOWN TYPE [14]
T10	NA	VDDSHV3	VDDSHV3		PWR									
M17		VDDSHV4	VDDSHV4		PWR									
L8, M7, M8, N8, P8	NA	VDDS_DDR	VDDS_DDR		PWR									
R16	NA	VDDS_OSC0	VDDS_OSC0		PWR									
T18		VDDS_RTC	VDDS_RTC		PWR									
P16		VDDS_WKUP	VDDS_WKUP		PWR									
J11, J13, J15, J9, K10, K14, L15, M14, N15, P10, P12, P14, R11, R9	NA	VDD_CORE	VDD_CORE		PWR									
T17		VDD_RTC	VDD_RTC		PWR									
N18	NA	VPP	VPP		PWR									

ADVANCE INFORMATION

Table 5-1. Pin Attributes (ANB, ANQ Packages) (continued)

ANB BALL NUMBER [1]	ANQ BALL NUMBER [1]	BALL NAME [2] PADCONFIG Register [15] PADCONFIG Address [16]	SIGNAL NAME [3]	MUX MODE [4]	TYPE [5]	DSIS [6]	BALL STATE DURING RESET (RX/TX/PULL) [7]	BALL STATE AFTER RESET (RX/TX/PULL) [8]	MUX MODE AFTER RESET [9]	I/O OPERATING VOLTAGE [10]	ANB POWER / ANQ POWER [11]	HYS [12]	BUFFER TYPE [13]	PULL UP/DOWN TYPE [14]
A1, A10, A13, A16, A19, A2, A22, A23, A4, AA20, AA4, AB1, AB21, AB23, AB7, AC1, AC11, AC14, AC19, AC2, AC22, AC23, B1, B17, B20, B23, B5, C12, C18, D1, E10, E14, E15, E2, E6, E8, E9, F18, F5, F6, G12, G15, G16, G17, G7, G8, G9, H1, H14, H17, H7, K15, K8, K9, L13, L16, L18, L7, L9, M1, M12, N11, N13, N16, N7, N9, P15, P9, R1, R13, R15, R8, T19, T2, T7, T8, U10, U13, U14, U15, U17, U20, U7, U8, V18, V19, V3, W10, W12, W14, W15, W16, W18, W9, Y1, Y20, Y21	NA	VSS	VSS		PWR									
Y23	NA	WKUP_CLKOUT0 PADCONFIG: PADCONFIG6 0x04084018	WKUP_CLKOUT0 WKUP_GPIO0_6	0 7	O IO	 pad	Off / Off / Off	Off / SS / Off	0	1.8V	VDDS_WKUP / NA	Yes	1P8-LVCMOS	PU/PD

Table 5-1. Pin Attributes (ANB, ANQ Packages) (continued)

ANB BALL NUMBER [1]	ANQ BALL NUMBER [1]	BALL NAME [2] PADCONFIG Register [15] PADCONFIG Address [16]	SIGNAL NAME [3]	MUX MODE [4]	TYPE [5]	DSIS [6]	BALL STATE DURING RESET (RX/TX/PULL) [7]	BALL STATE AFTER RESET (RX/TX/PULL) [8]	MUX MODE AFTER RESET [9]	I/O OPERATING VOLTAGE [10]	ANB POWER / ANQ POWER [11]	HYS [12]	BUFFER TYPE [13]	PULL UP/DOWN TYPE [14]
AB22	NA	WKUP_I2C0_SCL PADCONFIG: PADCONFIG4 0x04084010	WKUP_I2C0_SCL	0	IOD	1	Off / Off / Off	Off / Off / Off	7	1.8V	VDDS_WKUP / NA	Yes	1P8-LVCMOS	PU/PD
			WKUP_GPIO0_4	7	IO	pad								
AA22	NA	WKUP_I2C0_SDA PADCONFIG: PADCONFIG5 0x04084014	WKUP_I2C0_SDA	0	IOD	1	Off / Off / Off	Off / Off / Off	7	1.8V	VDDS_WKUP / NA	Yes	1P8-LVCMOS	PU/PD
			WKUP_GPIO0_5	7	IO	pad								
AC18	NA	WKUP_OSC0_XI	WKUP_OSC0_XI		I					1.8V	VDDS_OSC0 / NA		HFOSC	
AC17	NA	WKUP_OSC0_XO	WKUP_OSC0_XO		O					1.8V	VDDS_OSC0 / NA		HFOSC	
W23		WKUP_UART0_CTSn PADCONFIG: PADCONFIG2 0x04084008	WKUP_UART0_CTSn	0	I	1	Off / Off / Off	Off / Off / Off	7	1.8V	VDDS_WKUP / NA	Yes	1P8-LVCMOS	PU/PD
			WKUP_TIMER_IO0	1	IO	0								
			WKUP_OBSCLK0	2	O									
			WKUP_SYSCLKOUT0	3	O									
			WKUP_GPIO0_2	7	IO	pad								
W22		WKUP_UART0_RTSn PADCONFIG: PADCONFIG3 0x0408400C	WKUP_UART0_RTSn	0	O		Off / Off / Off	Off / Off / Off	7	1.8V	VDDS_WKUP / NA	Yes	1P8-LVCMOS	PU/PD
			WKUP_TIMER_IO1	1	IO	0								
			WKUP_EXT_REFCLK0	2	I	0								
			WKUP_GPIO0_3	7	IO	pad								
Y22		WKUP_UART0_RXD PADCONFIG: PADCONFIG0 0x04084000	WKUP_UART0_RXD	0	I	1	Off / Off / Off	Off / Off / Off	7	1.8V	VDDS_WKUP / NA	Yes	1P8-LVCMOS	PU/PD
			WKUP_GPIO0_0	7	IO	pad								
AA23		WKUP_UART0_TXD PADCONFIG: PADCONFIG1 0x04084004	WKUP_UART0_TXD	0	O		Off / Off / Off	Off / Off / Off	7	1.8V	VDDS_WKUP / NA	Yes	1P8-LVCMOS	PU/PD
			WKUP_GPIO0_1	7	IO	pad								

ADVANCE INFORMATION

5.3 Signal Descriptions

Many signals are available on multiple pins, according to the software configuration of the pin multiplexing options.

The following list describes the column headers:

1. **SIGNAL NAME:** The name of the signal passing through the pin.

   Note

   Signal names and descriptions provided in each Signal Descriptions table, represent the pin multiplexed signal function which is implemented at the pin and selected via PADCONFIG registers. Device subsystems may provide secondary multiplexing of signal functions, which are not described in these tables. For more information on secondary multiplexed signal functions, see the respective peripheral chapter of the device TRM.

2. **PIN TYPE:** Signal direction and type:
   - I = Input
   - O = Output
   - OD = Output, with open-drain output function
   - IO = Input, Output, or simultaneously Input and Output
   - IOD = Input, Output, or simultaneously Input and Output with open-drain output function
   - IOZ = Input, Output, or simultaneously Input and Output with three-state output function
   - OZ = Output with three-state output function
   - A = Analog
   - PWR = Power
   - GND = Ground
   - CAP = LDO Capacitor
3. **DESCRIPTION:** Description of the signal
4. **BALL:** Ball number(s) associated with signal

For more information on the IO cell configurations, see the *Pad Configuration Registers* section in *Device Configuration* chapter of the device TRM.

5.3.1 ADC

5.3.1.1 MAIN Domain

Table 5-2. ADC0 Signal Descriptions

SIGNAL NAME [1]	PIN TYPE [2]	DESCRIPTION [3]	ANB PIN [4]	ANQ PIN [4]
ADC0_AIN0	A	ADC Analog Input 0	V20	
ADC0_AIN1	A	ADC Analog Input 1	V22	
ADC0_AIN2	A	ADC Analog Input 2	V23	
ADC0_AIN3	A	ADC Analog Input 3	V21	
ADC_EXT_TRIGGER0 (1)	I	ADC Trigger Input	C11, D16, D18, M23	NA
ADC_EXT_TRIGGER1 (1)	I	ADC Trigger Input	A12, C23, M22	NA

(1) This ADC input signal has a debounce function. For more information on I/O Debounce configuration, see the TRM *Device Configuration* chapter.

5.3.2 CPSW3G

5.3.2.1 MAIN Domain

Table 5-3. CPSW3G0 RGMII1 Signal Descriptions

SIGNAL NAME [1]	PIN TYPE [2]	DESCRIPTION [3]	ANB PIN [4]	ANQ PIN [4]
RGMII1_RXC	I	RGMII Receive Clock	Y7	

Table 5-3. CPSW3G0 RGMII1 Signal Descriptions (continued)

SIGNAL NAME [1]	PIN TYPE [2]	DESCRIPTION [3]	ANB PIN [4]	ANQ PIN [4]
RGMII1_RX_CTL	I	RGMII Receive Control	Y6	
RGMII1_TXC	O	RGMII Transmit Clock	W11	
RGMII1_TX_CTL	O	RGMII Transmit Control	AB11	
RGMII1_RD0	I	RGMII Receive Data 0	Y8	
RGMII1_RD1	I	RGMII Receive Data 1	AA6	
RGMII1_RD2	I	RGMII Receive Data 2	AA8	
RGMII1_RD3	I	RGMII Receive Data 3	W8	
RGMII1_TD0	O	RGMII Transmit Data 0	AC10	
RGMII1_TD1	O	RGMII Transmit Data 1	W13	
RGMII1_TD2	O	RGMII Transmit Data 2	Y11	
RGMII1_TD3	O	RGMII Transmit Data 3	AA11	

Table 5-4. CPSW3G0 RGMII2 Signal Descriptions

SIGNAL NAME [1]	PIN TYPE [2]	DESCRIPTION [3]	ANB PIN [4]	ANQ PIN [4]
RGMII2_RXC	I	RGMII Receive Clock	AC7	
RGMII2_RX_CTL	I	RGMII Receive Control	AC8	
RGMII2_TXC	O	RGMII Transmit Clock	Y13	
RGMII2_TX_CTL	O	RGMII Transmit Control	AB12	
RGMII2_RD0	I	RGMII Receive Data 0	AB9	
RGMII2_RD1	I	RGMII Receive Data 1	AC9	
RGMII2_RD2	I	RGMII Receive Data 2	AB10	
RGMII2_RD3	I	RGMII Receive Data 3	AB8	
RGMII2_TD0	O	RGMII Transmit Data 0	AC12	
RGMII2_TD1	O	RGMII Transmit Data 1	AB13	
RGMII2_TD2	O	RGMII Transmit Data 2	AA12	
RGMII2_TD3	O	RGMII Transmit Data 3	AA13	

Table 5-5. CPSW3G0 RMII1 Signal Descriptions

SIGNAL NAME [1]	PIN TYPE [2]	DESCRIPTION [3]	ANB PIN [4]	ANQ PIN [4]
RMII1_CRS_DV	I	RMII Carrier Sense / Data Valid	W11	
RMII1_REF_CLK	I	RMII Reference Clock	Y7	
RMII1_RX_ER	I	RMII Receive Data Error	Y6	
RMII1_TX_EN	O	RMII Transmit Enable	AB11	
RMII1_RXD0	I	RMII Receive Data 0	Y8	
RMII1_RXD1	I	RMII Receive Data 1	AA6	
RMII1_TXD0	O	RMII Transmit Data 0	AC10	
RMII1_TXD1	O	RMII Transmit Data 1	W13	

Table 5-6. CPSW3G0 RMII2 Signal Descriptions

SIGNAL NAME [1]	PIN TYPE [2]	DESCRIPTION [3]	ANB PIN [4]	ANQ PIN [4]
RMII2_CRS_DV	I	RMII Carrier Sense / Data Valid	Y13	
RMII2_REF_CLK	I	RMII Reference Clock	AC7	
RMII2_RX_ER	I	RMII Receive Data Error	AC8	
RMII2_TX_EN	O	RMII Transmit Enable	AB12	
RMII2_RXD0	I	RMII Receive Data 0	AB9	

ADVANCE INFORMATION

Table 5-6. CPSW3G0 RMII2 Signal Descriptions (continued)

SIGNAL NAME [1]	PIN TYPE [2]	DESCRIPTION [3]	ANB PIN [4]	ANQ PIN [4]
RMII2_RXD1	I	RMII Receive Data 1	AC9	
RMII2_TXD0	O	RMII Transmit Data 0	AC12	
RMII2_TXD1	O	RMII Transmit Data 1	AB13	

5.3.3 CPTS

5.3.3.1 MAIN Domain

Table 5-7. CPTS Signal Descriptions

SIGNAL NAME [1]	PIN TYPE [2]	DESCRIPTION [3]	ANB PIN [4]	ANQ PIN [4]
CP_GEMAC_CPTS0_RFT_CLK	I	CPTS Reference Clock Input	D16	NA
CP_GEMAC_CPTS0_TS_COMP	O	CPTS Time Stamp Counter Compare Output from CPSW3G0 CPTS	AB2, D11	NA
CP_GEMAC_CPTS0_TS_SYNC	O	CPTS Time Stamp Counter Bit Output from CPSW3G0 CPTS	AA2, E13	NA
CP_GEMAC_CPTS0_HW1TSPUSH	I	CPTS Hardware Time Stamp Push Input to Time Sync Router	E12, Y4	NA
CP_GEMAC_CPTS0_HW2TSPUSH	I	CPTS Hardware Time Stamp Push Input to Time Sync Router	AA1, B12	NA
SYNC0_OUT	O	CPTS Time Stamp Generator Bit 0 Output from Time Sync Router	B7	NA
SYNC1_OUT	O	CPTS Time Stamp Generator Bit 1 Output from Time Sync Router	D16	NA
SYNC2_OUT	O	CPTS Time Stamp Generator Bit 2 Output from Time Sync Router	B16	NA
SYNC3_OUT	O	CPTS Time Stamp Generator Bit 3 Output from Time Sync Router	B15	NA

5.3.4 DDRSS

5.3.4.1 MAIN Domain

Table 5-8. DDRSS0 Signal Descriptions

SIGNAL NAME [1]	PIN TYPE [2]	DESCRIPTION [3]	ANB PIN [4]	ANQ PIN [4]
DDR0_ACT_n	O	DDRSS Activation Command	M2	
DDR0_CAS_n	O	DDRSS Column Address Strobe	L1	
DDR0_RAS_n	O	DDRSS Row Address Strobe	M5	
DDR0_WE_n	O	DDRSS Write Enable	L2	
DDR0_A0	O	DDRSS Address Bus	L5	NA
DDR0_A1	O	DDRSS Address Bus	H6	NA
DDR0_A2	O	DDRSS Address Bus	L6	NA
DDR0_A3	O	DDRSS Address Bus	K2	NA
DDR0_A4	O	DDRSS Address Bus	J1	NA
DDR0_A5	O	DDRSS Address Bus	H5	NA
DDR0_A6	O	DDRSS Address Bus	R2	
DDR0_A7	O	DDRSS Address Bus	N6	
DDR0_A8	O	DDRSS Address Bus	T4	
DDR0_A9	O	DDRSS Address Bus	N1	
DDR0_A10	O	DDRSS Address Bus	T5	
DDR0_A11	O	DDRSS Address Bus	T6	
DDR0_A12	O	DDRSS Address Bus	W6	
DDR0_A13	O	DDRSS Address Bus	V6	

Table 5-8. DDRSS0 Signal Descriptions (continued)

SIGNAL NAME [1]	PIN TYPE [2]	DESCRIPTION [3]	ANB PIN [4]	ANQ PIN [4]
DDR0_BA0	O	DDRSS Bank Address	N3	
DDR0_BA1	O	DDRSS Bank Address	N2	
DDR0_BG0	O	DDRSS Bank Group	N5	
DDR0_BG1	O	DDRSS Bank Group	N4	
DDR0_CAL0 (1)	A	IO Pad Calibration Resistor	M3	NA
DDR0_CK0	O	DDRSS Clock	P1	NA
DDR0_CK0_n	O	DDRSS Negative Clock	P2	NA
DDR0_CKE0	O	DDRSS Clock Enable	K1	NA
DDR0_CS0_n	O	DDRSS Chip Select 0	L3	NA
DDR0_DM0	IO	DDRSS Data Mask	F2	NA
DDR0_DM1	IO	DDRSS Data Mask	W2	NA
DDR0_DQ0	IO	DDRSS Data	F4	NA
DDR0_DQ1	IO	DDRSS Data	F3	NA
DDR0_DQ2	IO	DDRSS Data	F1	NA
DDR0_DQ3	IO	DDRSS Data	E1	NA
DDR0_DQ4	IO	DDRSS Data	G4	NA
DDR0_DQ5	IO	DDRSS Data	H4	NA
DDR0_DQ6	IO	DDRSS Data	H2	NA
DDR0_DQ7	IO	DDRSS Data	H3	NA
DDR0_DQ8	IO	DDRSS Data	V4	NA
DDR0_DQ9	IO	DDRSS Data	T3	NA
DDR0_DQ10	IO	DDRSS Data	T1	NA
DDR0_DQ11	IO	DDRSS Data	U1	NA
DDR0_DQ12	IO	DDRSS Data	U4	NA
DDR0_DQ13	IO	DDRSS Data	V5	NA
DDR0_DQ14	IO	DDRSS Data	U2	NA
DDR0_DQ15	IO	DDRSS Data	W1	NA
DDR0_DQS0	IO	DDRSS Data Strobe	G1	NA
DDR0_DQS0_n	IO	DDRSS Complimentary Data Strobe	G2	NA
DDR0_DQS1	IO	DDRSS Data Strobe	V1	NA
DDR0_DQS1_n	IO	DDRSS Complimentary Data Strobe	V2	NA
DDR0_ODT0	O	DDRSS On-Die Termination for Chip Select 0	L4	
DDR0_RESET0_n	O	DDRSS Reset	J2	NA

(1) An external 240Ω ±1% resistor must be connected between this pin and VSS. No external voltage should be applied to this pin.

5.3.5 DSI

5.3.5.1 MAIN Domain

Table 5-9. DSITX0 Signal Descriptions

SIGNAL NAME [1]	PIN TYPE [2]	DESCRIPTION [3]	ANB PIN [4]	ANQ PIN [4]
DSI0_TXCLKN	IO	DSI Differential Transmit Clock Output (negative)	A15	
DSI0_TXCLKP	IO	DSI Differential Transmit Clock Output (positive)	A14	
DSI0_TXRCALIB (1)	A	DSI pin connected to external resistor for on-chip resistor calibration	D17	
DSI0_TXN0	IO	DSI Differential Transmit Output (negative)	B19	
DSI0_TXN1	IO	DSI Differential Transmit Output (negative)	A18	

ADVANCE INFORMATION

Table 5-9. DSITX0 Signal Descriptions (continued)

SIGNAL NAME [1]	PIN TYPE [2]	DESCRIPTION [3]	ANB PIN [4]	ANQ PIN [4]
DSI0_TXN2	IO	DSI Differential Transmit Output (negative)	A20	
DSI0_TXN3	IO	DSI Differential Transmit Output (negative)	B22	
DSI0_TXP0	IO	DSI Differential Transmit Output (positive)	B18	
DSI0_TXP1	IO	DSI Differential Transmit Output (positive)	A17	
DSI0_TXP2	IO	DSI Differential Transmit Output (positive)	A21	
DSI0_TXP3	IO	DSI Differential Transmit Output (positive)	B21	

(1) An external 499Ω ±1% resistor must be connected between this pin and VSS and the maximum power dissipation for the resistor is 7.2mW. No external voltage should be applied to this pin.

5.3.6 DSS

5.3.6.1 MAIN Domain

Table 5-10. DSS0 Signal Descriptions

SIGNAL NAME [1]	PIN TYPE [2]	DESCRIPTION [3]	ANB PIN [4]	ANQ PIN [4]
VOUT0_DE	O	Video Output Data Enable	M21	
VOUT0_EXTPCLKIN	I	Video Output External Pixel Clock Input	M23	NA
VOUT0_HSYNC	O	Video Output Horizontal Sync	N21	
VOUT0_PCLK	O	Video Output Pixel Clock Output	L19	
VOUT0_VSYNC	O	Video Output Vertical Sync	L20	NA
VOUT0_DATA0	O	Video Output Data 0	L22	NA
VOUT0_DATA1	O	Video Output Data 1	L23	NA
VOUT0_DATA2	O	Video Output Data 2	K22	NA
VOUT0_DATA3	O	Video Output Data 3	J23	NA
VOUT0_DATA4	O	Video Output Data 4	K23	NA
VOUT0_DATA5	O	Video Output Data 5	H22	NA
VOUT0_DATA6	O	Video Output Data 6	H23	NA
VOUT0_DATA7	O	Video Output Data 7	J22	NA
VOUT0_DATA8	O	Video Output Data 8	H19	NA
VOUT0_DATA9	O	Video Output Data 9	H20	NA
VOUT0_DATA10	O	Video Output Data 10	H21	NA
VOUT0_DATA11	O	Video Output Data 11	H18	NA
VOUT0_DATA12	O	Video Output Data 12	G23	NA
VOUT0_DATA13	O	Video Output Data 13	G22	NA
VOUT0_DATA14	O	Video Output Data 14	F22	NA
VOUT0_DATA15	O	Video Output Data 15	F23	NA
VOUT0_DATA16	O	Video Output Data 16	L21	NA
VOUT0_DATA17	O	Video Output Data 17	N19	NA
VOUT0_DATA18	O	Video Output Data 18	N20	NA
VOUT0_DATA19	O	Video Output Data 19	M19	NA
VOUT0_DATA20	O	Video Output Data 20	P23	NA
VOUT0_DATA21	O	Video Output Data 21	P22	
VOUT0_DATA22	O	Video Output Data 22	N23	NA
VOUT0_DATA23	O	Video Output Data 23	N22	

5.3.7 ECAP

5.3.7.1 MAIN Domain

Table 5-11. ECAP0 Signal Descriptions

SIGNAL NAME [1]	PIN TYPE [2]	DESCRIPTION [3]	ANB PIN [4]	ANQ PIN [4]
ECAP0_IN_APWM_OUT	IO	Enhanced Capture (ECAP) Input or Auxiliary PWM (APWM) Output	D11, D16, L22	NA

Table 5-12. ECAP1 Signal Descriptions

SIGNAL NAME [1]	PIN TYPE [2]	DESCRIPTION [3]	ANB PIN [4]	ANQ PIN [4]
ECAP1_IN_APWM_OUT	IO	Enhanced Capture (ECAP) Input or Auxiliary PWM (APWM) Output	A8, A9, B7, D13, L23, Y4	NA

Table 5-13. ECAP2 Signal Descriptions

SIGNAL NAME [1]	PIN TYPE [2]	DESCRIPTION [3]	ANB PIN [4]	ANQ PIN [4]
ECAP2_IN_APWM_OUT	IO	Enhanced Capture (ECAP) Input or Auxiliary PWM (APWM) Output	A11, A7, AA1, B10, C13, H20	NA

5.3.8 Emulation and Debug

5.3.8.1 MAIN Domain

Table 5-14. Trace Signal Descriptions

SIGNAL NAME [1]	PIN TYPE [2]	DESCRIPTION [3]	ANB PIN [4]	ANQ PIN [4]
TRC_CLK	O	Trace Clock	L22	NA
TRC_CTL	O	Trace Control	L23	NA
TRC_DATA0	O	Trace Data 0	K22	NA
TRC_DATA1	O	Trace Data 1	J23	NA
TRC_DATA2	O	Trace Data 2	K23	NA
TRC_DATA3	O	Trace Data 3	H22	NA
TRC_DATA4	O	Trace Data 4	H23	NA
TRC_DATA5	O	Trace Data 5	J22	NA
TRC_DATA6	O	Trace Data 6	L21	NA
TRC_DATA7	O	Trace Data 7	N19	NA
TRC_DATA8	O	Trace Data 8	N20	NA
TRC_DATA9	O	Trace Data 9	M19	NA
TRC_DATA10	O	Trace Data 10	P23	NA
TRC_DATA11	O	Trace Data 11	P22	
TRC_DATA12	O	Trace Data 12	N23	NA
TRC_DATA13	O	Trace Data 13	N21	
TRC_DATA14	O	Trace Data 14	M21	
TRC_DATA15	O	Trace Data 15	L20	NA
TRC_DATA16	O	Trace Data 16	L19	
TRC_DATA17	O	Trace Data 17	M23	NA
TRC_DATA18	O	Trace Data 18	M22	NA
TRC_DATA19	O	Trace Data 19	F23	NA
TRC_DATA20	O	Trace Data 20	F22	NA
TRC_DATA21	O	Trace Data 21	G22	NA
TRC_DATA22	O	Trace Data 22	G23	NA
TRC_DATA23	O	Trace Data 23	H18	NA

5.3.8.2 WKUP Domain

Table 5-15. JTAG Signal Descriptions

SIGNAL NAME [1]	PIN TYPE [2]	DESCRIPTION [3]	ANB PIN [4]	ANQ PIN [4]
EMU0	IO	Emulation Control 0	Y16	NA
EMU1	IO	Emulation Control 1	AA16	NA
TCK	I	JTAG Test Clock Input	AB14	NA
TDI	I	JTAG Test Data Input	AC16	NA
TDO	OZ	JTAG Test Data Output	AB15	NA
TMS	I	JTAG Test Mode Select Input	Y17	NA
TRSTn	I	JTAG Reset	AB16	NA

5.3.9 EPWM

5.3.9.1 MAIN Domain

Table 5-16. EPWM Signal Descriptions

SIGNAL NAME [1]	PIN TYPE [2]	DESCRIPTION [3]	ANB PIN [4]	ANQ PIN [4]
EHRPWM_SOCA	O	EHRPWM Start of Conversion A	B7	NA
EHRPWM_SOCB	O	EHRPWM Start of Conversion B	A7	NA
EHRPWM_TZn_IN0	I	EHRPWM Trip Zone Input 0 (active low)	B12	NA
EHRPWM_TZn_IN1	I	EHRPWM Trip Zone Input 1 (active low)	D3, N19	NA
EHRPWM_TZn_IN2	I	EHRPWM Trip Zone Input 2 (active low)	B3, G23	NA
EHRPWM_TZn_IN3	I	EHRPWM Trip Zone Input 3 (active low)	B16	NA
EHRPWM_TZn_IN4	I	EHRPWM Trip Zone Input 4 (active low)	B15	NA
EHRPWM_TZn_IN5	I	EHRPWM Trip Zone Input 5 (active low)	D11	NA

Table 5-17. EPWM0 Signal Descriptions

SIGNAL NAME [1]	PIN TYPE [2]	DESCRIPTION [3]	ANB PIN [4]	ANQ PIN [4]
EHRPWM0_A	IO	EHRPWM Output A	C11, C4, E11, G22	NA
EHRPWM0_B	IO	EHRPWM Output B	A12, C2, D11, F22	NA
EHRPWM0_SYNCI	I	Sync Input to EHRPWM module from an external pin	B4, D7, H21	NA
EHRPWM0_SYNCO	O	Sync Output from EHRPWM module to an external pin	A3, A6, H18	NA

Table 5-18. EPWM1 Signal Descriptions

SIGNAL NAME [1]	PIN TYPE [2]	DESCRIPTION [3]	ANB PIN [4]	ANQ PIN [4]
EHRPWM1_A	IO	EHRPWM Output A	A9, C1, E13, F23	NA
EHRPWM1_B	IO	EHRPWM Output B	B9, D4, E12, L21	NA

Table 5-19. EPWM2 Signal Descriptions

SIGNAL NAME [1]	PIN TYPE [2]	DESCRIPTION [3]	ANB PIN [4]	ANQ PIN [4]
EHRPWM2_A	IO	EHRPWM Output A	B2, D13, D7, N20	NA
EHRPWM2_B	IO	EHRPWM Output B	A6, C13, D2, M19	NA

5.3.10 EQEP

5.3.10.1 MAIN Domain

Table 5-20. EQEP0 Signal Descriptions

SIGNAL NAME [1]	PIN TYPE [2]	DESCRIPTION [3]	ANB PIN [4]	ANQ PIN [4]
EQEP0_A (1)	I	EQEP Quadrature Input A	A8, P23	NA
EQEP0_B (1)	I	EQEP Quadrature Input B	B10, P22	NA
EQEP0_I (1)	IO	EQEP Index	B9, N22	NA
EQEP0_S (1)	IO	EQEP Strobe	A9, N23	NA

(1) This EQEP input signal has a debounce function. For more information on I/O Debounce configuration, see the TRM *Device Configuration* chapter.

Table 5-21. EQEP1 Signal Descriptions

SIGNAL NAME [1]	PIN TYPE [2]	DESCRIPTION [3]	ANB PIN [4]	ANQ PIN [4]
EQEP1_A (1)	I	EQEP Quadrature Input A	A11, N21	NA
EQEP1_B (1)	I	EQEP Quadrature Input B	B11, M21	NA
EQEP1_I (1)	IO	EQEP Index	A12, L19	NA
EQEP1_S (1)	IO	EQEP Strobe	C11, L20	NA

(1) This EQEP input signal has a debounce function. For more information on I/O Debounce configuration, see the TRM *Device Configuration* chapter.

Table 5-22. EQEP2 Signal Descriptions

SIGNAL NAME [1]	PIN TYPE [2]	DESCRIPTION [3]	ANB PIN [4]	ANQ PIN [4]
EQEP2_A (1)	I	EQEP Quadrature Input A	AB10, B7	NA
EQEP2_B (1)	I	EQEP Quadrature Input B	A7, AB8	NA
EQEP2_I (1)	IO	EQEP Index	AA12, B16, N22	NA
EQEP2_S (1)	IO	EQEP Strobe	AA13, B15, M21	NA

(1) This EQEP input signal has a debounce function. For more information on I/O Debounce configuration, see the TRM *Device Configuration* chapter.

5.3.11 GPIO

5.3.11.1 MAIN Domain

Table 5-23. GPIO0 Signal Descriptions

SIGNAL NAME [1]	PIN TYPE [2]	DESCRIPTION [3]	ANB PIN [4]	ANQ PIN [4]
GPIO0_0	IO	General Purpose Input/Output	D22	NA
GPIO0_1	IO	General Purpose Input/Output	E18	NA
GPIO0_2	IO	General Purpose Input/Output	E22	NA
GPIO0_3	IO	General Purpose Input/Output	C22	NA
GPIO0_4	IO	General Purpose Input/Output	D21	NA
GPIO0_5	IO	General Purpose Input/Output	E23	NA
GPIO0_6	IO	General Purpose Input/Output	D23	NA
GPIO0_7	IO	General Purpose Input/Output	F21	NA
GPIO0_8	IO	General Purpose Input/Output	F19	NA
GPIO0_9	IO	General Purpose Input/Output	G20	NA
GPIO0_10	IO	General Purpose Input/Output	F20	NA
GPIO0_11	IO	General Purpose Input/Output	C20	NA
GPIO0_12	IO	General Purpose Input/Output	D20	NA
GPIO0_13 (1)	IO	General Purpose Input/Output	D18	NA
GPIO0_14 (1)	IO	General Purpose Input/Output	C23	NA

Table 5-23. GPIO0 Signal Descriptions (continued)

SIGNAL NAME [1]	PIN TYPE [2]	DESCRIPTION [3]	ANB PIN [4]	ANQ PIN [4]
GPIO0_15	IO	General Purpose Input/Output	L22	NA
GPIO0_16	IO	General Purpose Input/Output	L23	NA
GPIO0_17	IO	General Purpose Input/Output	K22	NA
GPIO0_18	IO	General Purpose Input/Output	J23	NA
GPIO0_19	IO	General Purpose Input/Output	K23	NA
GPIO0_100	IO	General Purpose Input/Output	D7	NA
GPIO0_101	IO	General Purpose Input/Output	A6	NA
GPIO0_102	IO	General Purpose Input/Output	B8	
GPIO0_103	IO	General Purpose Input/Output	D8	
GPIO0_104	IO	General Purpose Input/Output	D16	NA
GPIO0_105 (1)	IO	General Purpose Input/Output	C8	NA
GPIO0_106 (1)	IO	General Purpose Input/Output	B4	NA
GPIO0_107 (1)	IO	General Purpose Input/Output	A3	NA
GPIO0_108 (1)	IO	General Purpose Input/Output	B3	NA
GPIO0_109 (1)	IO	General Purpose Input/Output	C4	NA
GPIO0_110 (1)	IO	General Purpose Input/Output	C2	NA
GPIO0_111 (1)	IO	General Purpose Input/Output	C1	NA
GPIO0_112 (1)	IO	General Purpose Input/Output	D4	NA
GPIO0_113 (1)	IO	General Purpose Input/Output	D3	NA
GPIO0_114 (1)	IO	General Purpose Input/Output	B2	NA
GPIO0_115 (1)	IO	General Purpose Input/Output	D2	NA
GPIO0_116 (1)	IO	General Purpose Input/Output	AB2	NA
GPIO0_117 (1)	IO	General Purpose Input/Output	AA2	NA
GPIO0_118 (1)	IO	General Purpose Input/Output	Y4	NA
GPIO0_119 (1)	IO	General Purpose Input/Output	AA1	NA
GPIO0_120 (1)	IO	General Purpose Input/Output	Y2	NA
GPIO0_121 (1)	IO	General Purpose Input/Output	Y3	NA
GPIO0_122 (1)	IO	General Purpose Input/Output	B6	NA
GPIO0_123 (1)	IO	General Purpose Input/Output	D6	NA
GPIO0_124	IO	General Purpose Input/Output	C6	NA
GPIO0_125	IO	General Purpose Input/Output	A5	
GPIO0_20	IO	General Purpose Input/Output	H22	NA
GPIO0_21	IO	General Purpose Input/Output	H23	NA
GPIO0_22	IO	General Purpose Input/Output	J22	NA
GPIO0_23	IO	General Purpose Input/Output	H19	NA
GPIO0_24	IO	General Purpose Input/Output	H20	NA
GPIO0_25	IO	General Purpose Input/Output	H21	NA
GPIO0_26	IO	General Purpose Input/Output	H18	NA
GPIO0_27	IO	General Purpose Input/Output	G23	NA
GPIO0_28	IO	General Purpose Input/Output	G22	NA
GPIO0_29	IO	General Purpose Input/Output	F22	NA
GPIO0_30	IO	General Purpose Input/Output	F23	NA
GPIO0_31	IO	General Purpose Input/Output	L21	NA
GPIO0_32	IO	General Purpose Input/Output	N19	NA
GPIO0_33	IO	General Purpose Input/Output	N20	NA

Table 5-23. GPIO0 Signal Descriptions (continued)

SIGNAL NAME [1]	PIN TYPE [2]	DESCRIPTION [3]	ANB PIN [4]	ANQ PIN [4]
GPIO0_34	IO	General Purpose Input/Output	M19	NA
GPIO0_35	IO	General Purpose Input/Output	P23	NA
GPIO0_36	IO	General Purpose Input/Output	P22	
GPIO0_37	IO	General Purpose Input/Output	N23	NA
GPIO0_38	IO	General Purpose Input/Output	N22	
GPIO0_39	IO	General Purpose Input/Output	N21	
GPIO0_40	IO	General Purpose Input/Output	M21	
GPIO0_41	IO	General Purpose Input/Output	L20	NA
GPIO0_42	IO	General Purpose Input/Output	L19	
GPIO0_43 (1)	IO	General Purpose Input/Output	M23	NA
GPIO0_44 (1)	IO	General Purpose Input/Output	M22	NA
GPIO0_45 (1)	IO	General Purpose Input/Output	R22	
GPIO0_46 (1)	IO	General Purpose Input/Output	T23	
GPIO0_47 (1)	IO	General Purpose Input/Output	T22	
GPIO0_48 (1)	IO	General Purpose Input/Output	U22	
GPIO0_49 (1)	IO	General Purpose Input/Output	R23	
GPIO0_50 (1)	IO	General Purpose Input/Output	U23	
GPIO0_51 (1)	IO	General Purpose Input/Output	T20	
GPIO0_52 (1)	IO	General Purpose Input/Output	T21	
GPIO0_53	IO	General Purpose Input/Output	AB11	
GPIO0_54	IO	General Purpose Input/Output	W11	
GPIO0_55	IO	General Purpose Input/Output	AC10	
GPIO0_56	IO	General Purpose Input/Output	W13	
GPIO0_57	IO	General Purpose Input/Output	Y11	
GPIO0_58	IO	General Purpose Input/Output	AA11	
GPIO0_59	IO	General Purpose Input/Output	Y6	
GPIO0_60	IO	General Purpose Input/Output	Y7	
GPIO0_61	IO	General Purpose Input/Output	Y8	
GPIO0_62	IO	General Purpose Input/Output	AA6	
GPIO0_63	IO	General Purpose Input/Output	AA8	
GPIO0_64	IO	General Purpose Input/Output	W8	
GPIO0_65	IO	General Purpose Input/Output	AC13	
GPIO0_66	IO	General Purpose Input/Output	AC15	
GPIO0_67	IO	General Purpose Input/Output	AB12	
GPIO0_68	IO	General Purpose Input/Output	Y13	
GPIO0_69	IO	General Purpose Input/Output	AC12	
GPIO0_70	IO	General Purpose Input/Output	AB13	
GPIO0_71	IO	General Purpose Input/Output	AA12	
GPIO0_72	IO	General Purpose Input/Output	AA13	
GPIO0_73	IO	General Purpose Input/Output	AC8	
GPIO0_74	IO	General Purpose Input/Output	AC7	
GPIO0_75	IO	General Purpose Input/Output	AB9	
GPIO0_76	IO	General Purpose Input/Output	AC9	
GPIO0_77	IO	General Purpose Input/Output	AB10	
GPIO0_78	IO	General Purpose Input/Output	AB8	

ADVANCE INFORMATION

Table 5-23. GPIO0 Signal Descriptions (continued)

SIGNAL NAME [1]	PIN TYPE [2]	DESCRIPTION [3]	ANB PIN [4]	ANQ PIN [4]
GPIO0_79	IO	General Purpose Input/Output	A8	NA
GPIO0_80	IO	General Purpose Input/Output	B10	NA
GPIO0_81	IO	General Purpose Input/Output	A9	NA
GPIO0_82	IO	General Purpose Input/Output	B9	NA
GPIO0_83	IO	General Purpose Input/Output	A11	NA
GPIO0_84	IO	General Purpose Input/Output	B11	NA
GPIO0_85	IO	General Purpose Input/Output	C11	NA
GPIO0_86	IO	General Purpose Input/Output	A12	NA
GPIO0_87	IO	General Purpose Input/Output	E11	NA
GPIO0_88 (1)	IO	General Purpose Input/Output	D11	NA
GPIO0_89	IO	General Purpose Input/Output	E13	NA
GPIO0_90	IO	General Purpose Input/Output	E12	NA
GPIO0_91	IO	General Purpose Input/Output	B12	NA
GPIO0_92	IO	General Purpose Input/Output	D13	NA
GPIO0_93	IO	General Purpose Input/Output	C13	NA
GPIO0_94	IO	General Purpose Input/Output	B14	NA
GPIO0_95	IO	General Purpose Input/Output	B13	NA
GPIO0_96	IO	General Purpose Input/Output	B16	NA
GPIO0_97	IO	General Purpose Input/Output	B15	NA
GPIO0_98	IO	General Purpose Input/Output	B7	NA
GPIO0_99	IO	General Purpose Input/Output	A7	NA

(1) This GPIO input signal has a debounce function. For more information on I/O Debounce configuration, see the TRM *Device Configuration* chapter.

5.3.11.2 WKUP Domain

Table 5-24. WKUP_GPIO0 Signal Descriptions

SIGNAL NAME [1]	PIN TYPE [2]	DESCRIPTION [3]	ANB PIN [4]	ANQ PIN [4]
WKUP_GPIO0_0	IO	General Purpose Input/Output	Y22	
WKUP_GPIO0_1	IO	General Purpose Input/Output	AA23	
WKUP_GPIO0_2 (1)	IO	General Purpose Input/Output	W23	
WKUP_GPIO0_3 (1)	IO	General Purpose Input/Output	W22	
WKUP_GPIO0_4	IO	General Purpose Input/Output	AB22	NA
WKUP_GPIO0_5	IO	General Purpose Input/Output	AA22	NA
WKUP_GPIO0_6	IO	General Purpose Input/Output	Y23	NA

(1) This GPIO input signal has a debounce function. For more information on I/O Debounce configuration, see the TRM *Device Configuration* chapter.

5.3.12 GPMC

5.3.12.1 MAIN Domain

Table 5-25. GPMC0 Signal Descriptions

SIGNAL NAME [1]	PIN TYPE [2]	DESCRIPTION [3]	ANB PIN [4]	ANQ PIN [4]
GPMC0_ADVn_ALE	O	GPMC Address Valid (active low) or Address Latch Enable	N19	NA
GPMC0_CLK	O	GPMC clock	L21	NA
GPMC0_DIR	O	GPMC Data Bus Signal Direction Control	M21	
GPMC0_FCLK_MUX	O	GPMC functional clock output	L21	NA

Table 5-25. GPMC0 Signal Descriptions (continued)

SIGNAL NAME [1]	PIN TYPE [2]	DESCRIPTION [3]	ANB PIN [4]	ANQ PIN [4]
GPMC0_OEn_REn	O	GPMC Output Enable (active low) or Read Enable (active low)	N20	NA
GPMC0_WEn	O	GPMC Write Enable (active low)	M19	NA
GPMC0_WPn	O	GPMC Flash Write Protect (active low)	N21	
GPMC0_A0	O	GPMC Address 0 Output. Only used to effectively address 8-bit data non-multiplexed memories	Y11	
GPMC0_A1	O	GPMC address 1 Output in A/D non-multiplexed mode and Address 17 in A/D multiplexed mode	AA12	
GPMC0_A2	O	GPMC address 2 Output in A/D non-multiplexed mode and Address 18 in A/D multiplexed mode	AA13	
GPMC0_A3	O	GPMC address 3 Output in A/D non-multiplexed mode and Address 19 in A/D multiplexed mode	AB10	
GPMC0_A4	O	GPMC address 4 Output in A/D non-multiplexed mode and Address 20 in A/D multiplexed mode	AB8	
GPMC0_A5	O	GPMC address 5 Output in A/D non-multiplexed mode and Address 21 in A/D multiplexed mode	AA8	
GPMC0_A6	O	GPMC address 6 Output in A/D non-multiplexed mode and Address 22 in A/D multiplexed mode	W8	
GPMC0_AD0	IO	GPMC Data 0 Input/Output in A/D non-multiplexed mode and additionally Address 1 Output in A/D multiplexed mode	L22	NA
GPMC0_AD1	IO	GPMC Data 1 Input/Output in A/D non-multiplexed mode and additionally Address 2 Output in A/D multiplexed mode	L23	NA
GPMC0_AD2	IO	GPMC Data 2 Input/Output in A/D non-multiplexed mode and additionally Address 3 Output in A/D multiplexed mode	K22	NA
GPMC0_AD3	IO	GPMC Data 3 Input/Output in A/D non-multiplexed mode and additionally Address 3 Output in A/D multiplexed mode	J23	NA
GPMC0_AD4	IO	GPMC Data 4 Input/Output in A/D non-multiplexed mode and additionally Address 3 Output in A/D multiplexed mode	K23	NA
GPMC0_AD5	IO	GPMC Data 5 Input/Output in A/D non-multiplexed mode and additionally Address 3 Output in A/D multiplexed mode	H22	NA
GPMC0_AD6	IO	GPMC Data 6 Input/Output in A/D non-multiplexed mode and additionally Address 3 Output in A/D multiplexed mode	H23	NA
GPMC0_AD7	IO	GPMC Data 7 Input/Output in A/D non-multiplexed mode and additionally Address 3 Output in A/D multiplexed mode	J22	NA
GPMC0_AD8	IO	GPMC Data 8 Input/Output in A/D non-multiplexed mode and additionally Address 3 Output in A/D multiplexed mode	H19	NA
GPMC0_AD9	IO	GPMC Data 9 Input/Output in A/D non-multiplexed mode and additionally Address 3 Output in A/D multiplexed mode	H20	NA
GPMC0_AD10	IO	GPMC Data 10 Input/Output in A/D non-multiplexed mode and additionally Address 11 Output in A/D multiplexed mode	H21	NA
GPMC0_AD11	IO	GPMC Data 11 Input/Output in A/D non-multiplexed mode and additionally Address 12 Output in A/D multiplexed mode	H18	NA

ADVANCE INFORMATION

Table 5-25. GPMC0 Signal Descriptions (continued)

SIGNAL NAME [1]	PIN TYPE [2]	DESCRIPTION [3]	ANB PIN [4]	ANQ PIN [4]
GPMC0_AD12	IO	GPMC Data 12 Input/Output in A/D non-multiplexed mode and additionally Address 13 Output in A/D multiplexed mode	G23	NA
GPMC0_AD13	IO	GPMC Data 13 Input/Output in A/D non-multiplexed mode and additionally Address 14 Output in A/D multiplexed mode	G22	NA
GPMC0_AD14	IO	GPMC Data 14 Input/Output in A/D non-multiplexed mode and additionally Address 15 Output in A/D multiplexed mode	F22	NA
GPMC0_AD15	IO	GPMC Data 15 Input/Output in A/D non-multiplexed mode and additionally Address 16 Output in A/D multiplexed mode	F23	NA
GPMC0_BE0n_CLE	O	GPMC Lower-Byte Enable (active low) or Command Latch Enable	P23	NA
GPMC0_BE1n	O	GPMC Upper-Byte Enable (active low)	P22	
GPMC0_CSn0	O	GPMC Chip Select 0 (active low)	L20	NA
GPMC0_CSn1	O	GPMC Chip Select 1 (active low)	L19	
GPMC0_CSn2	O	GPMC Chip Select 2 (active low)	M23	NA
GPMC0_CSn3	O	GPMC Chip Select 3 (active low)	M22	NA
GPMC0_WAIT0	I	GPMC External Indication of Wait	N23	NA
GPMC0_WAIT1	I	GPMC External Indication of Wait	N22	

5.3.13 I2C

5.3.13.1 MAIN Domain

Table 5-26. I2C0 Signal Descriptions

SIGNAL NAME [1]	PIN TYPE [2]	DESCRIPTION [3]	ANB PIN [4]	ANQ PIN [4]
I2C0_SCL	IOD	I2C Clock	B7	NA
I2C0_SDA	IOD	I2C Data	A7	NA

Table 5-27. I2C1 Signal Descriptions

SIGNAL NAME [1]	PIN TYPE [2]	DESCRIPTION [3]	ANB PIN [4]	ANQ PIN [4]
I2C1_SCL	IOD	I2C Clock	D7	NA
I2C1_SDA	IOD	I2C Data	A6	NA

Table 5-28. I2C2 Signal Descriptions

SIGNAL NAME [1]	PIN TYPE [2]	DESCRIPTION [3]	ANB PIN [4]	ANQ PIN [4]
I2C2_SCL	IOD	I2C Clock	AA8, B8, M23	NA
I2C2_SDA	IOD	I2C Data	D8, M22, W8	NA

Table 5-29. I2C3 Signal Descriptions

SIGNAL NAME [1]	PIN TYPE [2]	DESCRIPTION [3]	ANB PIN [4]	ANQ PIN [4]
I2C3_SCL	IOD	I2C Clock	B14, B2, G20, L22	NA
I2C3_SDA	IOD	I2C Data	B13, D2, F20, L23	NA

5.3.13.2 WKUP Domain

Table 5-30. WKUP_I2C0 Signal Descriptions

SIGNAL NAME [1]	PIN TYPE [2]	DESCRIPTION [3]	ANB PIN [4]	ANQ PIN [4]
WKUP_I2C0_SCL	IOD	I2C Clock	AB22	NA
WKUP_I2C0_SDA	IOD	I2C Data	AA22	NA

5.3.14 MCAN

5.3.14.1 MAIN Domain

Table 5-31. MCAN0 Signal Descriptions

SIGNAL NAME [1]	PIN TYPE [2]	DESCRIPTION [3]	ANB PIN [4]	ANQ PIN [4]
MCAN0_RX	I	MCAN Receive Data	B15	NA
MCAN0_TX	O	MCAN Transmit Data	B16	NA

Table 5-32. MCAN1 Signal Descriptions

SIGNAL NAME [1]	PIN TYPE [2]	DESCRIPTION [3]	ANB PIN [4]	ANQ PIN [4]
MCAN1_RX	I	MCAN Receive Data	A8, AB2, B4, N22	NA
MCAN1_TX	O	MCAN Transmit Data	A3, AA2, B10, M21	NA

Table 5-33. MCAN2 Signal Descriptions

SIGNAL NAME [1]	PIN TYPE [2]	DESCRIPTION [3]	ANB PIN [4]	ANQ PIN [4]
MCAN2_RX	I	MCAN Receive Data	B14, B6, C2	NA
MCAN2_TX	O	MCAN Transmit Data	B13, C1, D6	NA

5.3.15 MCASP

5.3.15.1 MAIN Domain

Table 5-34. MCASP0 Signal Descriptions

SIGNAL NAME [1]	PIN TYPE [2]	DESCRIPTION [3]	ANB PIN [4]	ANQ PIN [4]
MCASP0_ACLKR	IO	MCASP Receive Bit Clock	A12	NA
MCASP0_ACLKX	IO	MCASP Transmit Bit Clock	A11	NA
MCASP0_AFSR	IO	MCASP Receive Frame Sync	C11	NA
MCASP0_AFSX	IO	MCASP Transmit Frame Sync	B11	NA
MCASP0_AXR0	IO	MCASP Serial Data (Input/Output)	B9	NA
MCASP0_AXR1	IO	MCASP Serial Data (Input/Output)	A9	NA
MCASP0_AXR2	IO	MCASP Serial Data (Input/Output)	B10	NA
MCASP0_AXR3	IO	MCASP Serial Data (Input/Output)	A8	NA

Table 5-35. MCASP1 Signal Descriptions

SIGNAL NAME [1]	PIN TYPE [2]	DESCRIPTION [3]	ANB PIN [4]	ANQ PIN [4]
MCASP1_ACLKR	IO	MCASP Receive Bit Clock	C23, M22, R23	NA
MCASP1_ACLKX	IO	MCASP Transmit Bit Clock	G20, P23, T20	NA
MCASP1_AFSR	IO	MCASP Receive Frame Sync	D18, M23, U23	NA
MCASP1_AFSX	IO	MCASP Transmit Frame Sync	F20, N23, T21	NA
MCASP1_AXR0	IO	MCASP Serial Data (Input/Output)	F19, M19, U22	NA
MCASP1_AXR1	IO	MCASP Serial Data (Input/Output)	F21, N20, T22	NA
MCASP1_AXR2	IO	MCASP Serial Data (Input/Output)	D18, N19, T23	NA

Table 5-35. MCASP1 Signal Descriptions (continued)

SIGNAL NAME [1]	PIN TYPE [2]	DESCRIPTION [3]	ANB PIN [4]	ANQ PIN [4]
MCASP1_AXR3	IO	MCASP Serial Data (Input/Output)	C23, L21, R22	NA
MCASP1_AXR4	IO	MCASP Serial Data (Input/Output)	H19, M23, U23	NA
MCASP1_AXR5	IO	MCASP Serial Data (Input/Output)	J22, M22, R23	NA

Table 5-36. MCASP2 Signal Descriptions

SIGNAL NAME [1]	PIN TYPE [2]	DESCRIPTION [3]	ANB PIN [4]	ANQ PIN [4]
MCASP2_ACLKR	IO	MCASP Receive Bit Clock	AB13, F23	NA
MCASP2_ACLKX	IO	MCASP Transmit Bit Clock	AA13, B13, G22	NA
MCASP2_AFSR	IO	MCASP Receive Frame Sync	AC9, F22	NA
MCASP2_AFSX	IO	MCASP Transmit Frame Sync	AA12, B14, G23	NA
MCASP2_AXR0	IO	MCASP Serial Data (Input/Output)	AB10, B16, H19	NA
MCASP2_AXR1	IO	MCASP Serial Data (Input/Output)	AC7, B15, H20	NA
MCASP2_AXR2	IO	MCASP Serial Data (Input/Output)	AB9, H21	NA
MCASP2_AXR3	IO	MCASP Serial Data (Input/Output)	AC8, H18	NA
MCASP2_AXR4	IO	MCASP Serial Data (Input/Output)	AB12, L22	NA
MCASP2_AXR5	IO	MCASP Serial Data (Input/Output)	L23, Y13	NA
MCASP2_AXR6	IO	MCASP Serial Data (Input/Output)	AC12, K22	NA
MCASP2_AXR7	IO	MCASP Serial Data (Input/Output)	AC9, J23	NA
MCASP2_AXR8	IO	MCASP Serial Data (Input/Output)	AB13, K23	NA
MCASP2_AXR9	IO	MCASP Serial Data (Input/Output)	H22	NA
MCASP2_AXR10	IO	MCASP Serial Data (Input/Output)	H23	NA
MCASP2_AXR11	IO	MCASP Serial Data (Input/Output)	J22	NA
MCASP2_AXR12	IO	MCASP Serial Data (Input/Output)	P22	
MCASP2_AXR13	IO	MCASP Serial Data (Input/Output)	M21	
MCASP2_AXR14	IO	MCASP Serial Data (Input/Output)	L20	NA
MCASP2_AXR15	IO	MCASP Serial Data (Input/Output)	L19	

5.3.16 MCSPI

5.3.16.1 MAIN Domain

Table 5-37. MCSPI0 Signal Descriptions

SIGNAL NAME [1]	PIN TYPE [2]	DESCRIPTION [3]	ANB PIN [4]	ANQ PIN [4]
SPI0_CLK	IO	SPI Clock	E13	NA
SPI0_CS0	IO	SPI Chip Select 0	E11	NA
SPI0_CS1	IO	SPI Chip Select 1	D11	NA
SPI0_CS2	IO	SPI Chip Select 2	B14	NA
SPI0_CS3	IO	SPI Chip Select 3	B13	NA
SPI0_D0	IO	SPI Data 0	E12	NA
SPI0_D1	IO	SPI Data 1	B12	NA

Table 5-38. MCSPI1 Signal Descriptions

SIGNAL NAME [1]	PIN TYPE [2]	DESCRIPTION [3]	ANB PIN [4]	ANQ PIN [4]
SPI1_CLK	IO	SPI Clock	C1, C4, F19, H22	NA

Table 5-38. MCSPI1 Signal Descriptions (continued)

SIGNAL NAME [1]	PIN TYPE [2]	DESCRIPTION [3]	ANB PIN [4]	ANQ PIN [4]
SPI1_CS0	IO	SPI Chip Select 0	B3, C2, F21, K23	NA
SPI1_CS1	IO	SPI Chip Select 1	B2, D18, J22	NA
SPI1_CS2	IO	SPI Chip Select 2	D2, H19	NA
SPI1_CS3	IO	SPI Chip Select 3	D4, H23	NA
SPI1_D0	IO	SPI Data 0	B4, G20, K22	NA
SPI1_D1	IO	SPI Data 1	A3, F20, J23	NA

Table 5-39. MCSPI2 Signal Descriptions

SIGNAL NAME [1]	PIN TYPE [2]	DESCRIPTION [3]	ANB PIN [4]	ANQ PIN [4]
SPI2_CLK	IO	SPI Clock	A12, A3, A6, B6, D3, N21	NA
SPI2_CS0	IO	SPI Chip Select 0	B7, C11, D4, L19, Y3	NA
SPI2_CS1	IO	SPI Chip Select 1	A11, AB2, B4, D7, N22	NA
SPI2_CS2	IO	SPI Chip Select 2	A7, A9, C2, Y2	NA
SPI2_CS3	IO	SPI Chip Select 3	A3, AA2, B11, D16	NA
SPI2_D0	IO	SPI Data 0	A8, B3, D13, M21, Y4	NA
SPI2_D1	IO	SPI Data 1	AA1, B10, C13, C4, L20	NA

Table 5-40. MCSPI3 Signal Descriptions

SIGNAL NAME [1]	PIN TYPE [2]	DESCRIPTION [3]	ANB PIN [4]	ANQ PIN [4]
SPI3_CLK	IO	SPI Clock	AB10, P22, Y3	NA
SPI3_CS0	IO	SPI Chip Select 0	AB8, P23, Y2	NA
SPI3_CS1	IO	SPI Chip Select 1	D6, M19	NA
SPI3_CS2	IO	SPI Chip Select 2	N20, Y4	NA
SPI3_CS3	IO	SPI Chip Select 3	B6, N19	NA
SPI3_D0	IO	SPI Data 0	AA12, AB2, N23	NA
SPI3_D1	IO	SPI Data 1	AA13, AA2, N22	NA

5.3.17 MDIO

5.3.17.1 MAIN Domain

Table 5-41. MDIO0 Signal Descriptions

SIGNAL NAME [1]	PIN TYPE [2]	DESCRIPTION [3]	ANB PIN [4]	ANQ PIN [4]
MDIO0_MDC	O	MDIO Clock	AC15	
MDIO0_MDIO	IO	MDIO Data	AC13	

5.3.18 MMC

5.3.18.1 MAIN Domain

Table 5-42. MMC0 Signal Descriptions

SIGNAL NAME [1]	PIN TYPE [2]	DESCRIPTION [3]	ANB PIN [4]	ANQ PIN [4]
MMC0_CLK	IO	MMC/SD/SDIO Clock	B2	NA

ADVANCE INFORMATION

Table 5-42. MMC0 Signal Descriptions (continued)

SIGNAL NAME [1]	PIN TYPE [2]	DESCRIPTION [3]	ANB PIN [4]	ANQ PIN [4]
MMC0_CMD	IO	MMC/SD/SDIO Command	D2	NA
MMC0_DAT0	IO	MMC/SD/SDIO Data	D3	NA
MMC0_DAT1	IO	MMC/SD/SDIO Data	D4	NA
MMC0_DAT2	IO	MMC/SD/SDIO Data	C1	NA
MMC0_DAT3	IO	MMC/SD/SDIO Data	C2	NA
MMC0_DAT4	IO	MMC/SD/SDIO Data	C4	NA
MMC0_DAT5	IO	MMC/SD/SDIO Data	B3	NA
MMC0_DAT6	IO	MMC/SD/SDIO Data	A3	NA
MMC0_DAT7	IO	MMC/SD/SDIO Data	B4	NA

Table 5-43. MMC1 Signal Descriptions

SIGNAL NAME [1]	PIN TYPE [2]	DESCRIPTION [3]	ANB PIN [4]	ANQ PIN [4]
MMC1_CLK	IO	MMC/SD/SDIO Clock	Y2	NA
MMC1_CMD	IO	MMC/SD/SDIO Command	Y3	NA
MMC1_SDCD	I	SD Card Detect	B6	NA
MMC1_SDWP	I	SD Write Protect	D6	NA
MMC1_DAT0	IO	MMC/SD/SDIO Data	AA1	NA
MMC1_DAT1	IO	MMC/SD/SDIO Data	Y4	NA
MMC1_DAT2	IO	MMC/SD/SDIO Data	AA2	NA
MMC1_DAT3	IO	MMC/SD/SDIO Data	AB2	NA

Table 5-44. MMC2 Signal Descriptions

SIGNAL NAME [1]	PIN TYPE [2]	DESCRIPTION [3]	ANB PIN [4]	ANQ PIN [4]
MMC2_CLK (1)	IO	MMC/SD/SDIO Clock	R23	
MMC2_CMD	IO	MMC/SD/SDIO Command	U23	
MMC2_SDCD	I	SD Card Detect	B14, D7, T20	NA
MMC2_SDWP	I	SD Write Protect	A6, B13, T21	NA
MMC2_DAT0	IO	MMC/SD/SDIO Data	U22	
MMC2_DAT1	IO	MMC/SD/SDIO Data	T22	
MMC2_DAT2	IO	MMC/SD/SDIO Data	T23	
MMC2_DAT3	IO	MMC/SD/SDIO Data	R22	

(1) For MMC2 to work properly, the CTRLMMR_PADCONFIG66 register must be configured to set (1) the RXACTIVE bit and reset (0) the TX_DIS bit.

5.3.19 OSPI

5.3.19.1 MAIN Domain

Table 5-45. OSPI0 Signal Descriptions

SIGNAL NAME [1]	PIN TYPE [2]	DESCRIPTION [3]	ANB PIN [4]	ANQ PIN [4]
OSPI0_CLK	O	OSPI Clock	D22	NA
OSPI0_DQS	I	OSPI Data Strobe (DQS) or Loopback Clock Input	E22	NA
OSPI0_ECC_FAIL	I	OSPI ECC Status	C23	NA
OSPI0_LBCLKO	IO	OSPI Loopback Clock Output	E18	NA
OSPI0_CSn0	O	OSPI Chip Select 0 (active low)	C20	NA
OSPI0_CSn1	O	OSPI Chip Select 1 (active low)	D20	NA
OSPI0_CSn2	O	OSPI Chip Select 2 (active low)	D18	NA

Table 5-45. OSPI0 Signal Descriptions (continued)

SIGNAL NAME [1]	PIN TYPE [2]	DESCRIPTION [3]	ANB PIN [4]	ANQ PIN [4]
OSPI0_CSn3	O	OSPI Chip Select 3 (active low)	C23	NA
OSPI0_D0	IO	OSPI Data 0	C22	NA
OSPI0_D1	IO	OSPI Data 1	D21	NA
OSPI0_D2	IO	OSPI Data 2	E23	NA
OSPI0_D3	IO	OSPI Data 3	D23	NA
OSPI0_D4	IO	OSPI Data 4	F21	NA
OSPI0_D5	IO	OSPI Data 5	F19	NA
OSPI0_D6	IO	OSPI Data 6	G20	NA
OSPI0_D7	IO	OSPI Data 7	F20	NA
OSPI0_RESET_OUT0	O	OSPI Reset	C23	NA
OSPI0_RESET_OUT1	O	OSPI Reset	D18	NA

5.3.20 Power Supply

Table 5-46. Power Supply Signal Descriptions

SIGNAL NAME [1]	PIN TYPE [2]	DESCRIPTION [3]	ANB PIN [4]	ANQ PIN [4]
CAP_VDDSHV_MMC (1)	CAP	External capacitor connection for SDIO_LDO	T16	
CAP_VDDS_GENERAL1 (2)	CAP	External capacitor connection for GENERAL1 IO group	G11	NA
CAP_VDDS_GPMC (2)	CAP	External capacitor connection for GPMC IO group	K16	
CAP_VDDS_MMC0 (2)	CAP	External capacitor connection for MMC0 IO group	J8	NA
CAP_VDDS_MMC1 (2)	CAP	External capacitor connection for MMC1 IO group	U9	NA
CAP_VDDS_MMC2 (2)	CAP	External capacitor connection for MMC2 IO group	M16	
VDDA_1P8_DSI	PWR	DSITX0 1.8V analog supply	G14	
VDDA_1P8_USB	PWR	USB0 and USB1 1.8V analog supply	T12	NA
VDDA_3P3_SDIO	PWR	SDIO_LDO 3.3V analog supply	U16	
VDDA_3P3_USB	PWR	USB0 and USB1 3.3V analog supply	U12	NA
VDDA_ADC	PWR	ADC0 analog supply	N17	
VDDA_CORE_DSI	PWR	DSITX0 core supply	G13	
VDDA_CORE_DSI_CLK	PWR	DSITX0 clock core supply	H12	
VDDA_CORE_USB	PWR	USB0 and USB1 core supply	U11	NA
VDDA_DDR_PLL0	PWR	DDR deskew PLL supply	M10	NA
VDDA_PLL0	PWR	WKUP_PLL0, MAIN_PLL0, and TEMP0 analog supply	L11	NA
VDDA_PLL1	PWR	MAIN_PLL8 and MAIN_PLL17 analog supply	K12	NA
VDDS0	PWR	Fixed-voltage supply for GENERAL0 IO group	T14	NA
VDDS1	PWR	Fixed-voltage supply for GENERAL0_1 IO group	H16	NA
VDDSHV0	PWR	Dual-voltage IO supply for GPMC IO group	J16, L17	
VDDSHV1	PWR	Dual-voltage IO supply for General1 IO group	G10, H10	NA
VDDSHV2	PWR	Dual-voltage IO supply for MMC0 IO group	H8	NA
VDDSHV3	PWR	Dual-voltage IO supply MMC1 IO group	T10	NA
VDDSHV4	PWR	Dual-voltage IO supply MMC2 IO group	M17	
VDDS_DDR	PWR	DDR PHY IO supply	L8, M7, M8, N8, P8	NA

Table 5-46. Power Supply Signal Descriptions (continued)

SIGNAL NAME [1]	PIN TYPE [2]	DESCRIPTION [3]	ANB PIN [4]	ANQ PIN [4]
VDDS_OSC0	PWR	RCOSC, POR, and WKUP_OSC0 supply	R16	NA
VDDS_RTC	PWR	Fixed-voltage supply for LFOSC0 and RTC IO group	T18	
VDDS_WKUP	PWR	Fixed-voltage supply for WKUP IO group	P16	
VDD_CORE	PWR	Core supply	J11, J13, J15, J9, K10, K14, L15, M14, N15, P10, P12, P14, R11, R9	NA
VDD_RTC	PWR	RTC core supply	T17	
VPP	PWR	eFuse ROM programming supply	N18	NA
VSS	PWR	Ground	A1, A10, A13, A16, A19, A2, A22, A23, A4, AA20, AA4, AB1, AB21, AB23, AB7, AC1, AC11, AC14, AC19, AC2, AC22, AC23, B1, B17, B20, B23, B5, C12, C18, D1, E10, E14, E15, E2, E6, E8, E9, F18, F5, F6, G12, G15, G16, G17, G7, G8, G9, H1, H14, H17, H7, K15, K8, K9, L13, L16, L18, L7, L9, M1, M12, N11, N13, N16, N7, N9, P15, P9, R1, R13, R15, R8, T19, T2, T7, T8, U10, U13, U14, U15, U17, U20, U7, U8, V18, V19, V3, W10, W12, W14, W15, W16, W18, W9, Y1, Y20, Y21	NA

(1) This pin must always be connected via a 6.3V or greater, 3.3µF ±20% capacitor to VSS when the SDIO_LDO is being used to source VDDSHV3 or VDDSHV4. The capacitor selected must provide a capacitance within the defined range after it has been derated for DC-bias, operating temperature, and aging effects. Otherwise, this pin may be connected directly to VSS when the VDDA_3P3_SDIO pin is also connected directly to VSS.

(2) This pin must always be connected via a 6.3V or greater, 0.8uF to 1.5µF capacitor to VSS if the respective VDDSHVx pin is ever operated at 3.3V. The capacitor selected must provide a capacitance within the defined range after it has been derated for DC-bias, operating temperature, and aging effects. There are three connection options if the respective VDDSHVx pin is only operated at 1.8V. The pin can be connected to the same decoupling capacitor that is required for 3.3V operation, it can be left unconnected, or it can be connected to the same 1.8V power source as the respective VDDSHVx pin.

5.3.21 Reserved

Table 5-47. Reserved Signal Descriptions

SIGNAL NAME [1]	PIN TYPE [2]	DESCRIPTION [3]	ANB PIN [4]	ANQ PIN [4]
RSVD0	N/A	Reserved, must be left unconnected	AB17	NA

5.3.22 System and Miscellaneous

5.3.22.1 Boot Mode Configuration

5.3.22.1.1 MAIN Domain

Table 5-48. Sysboot Signal Descriptions

SIGNAL NAME [1]	PIN TYPE [2]	DESCRIPTION [3]	ANB PIN [4]	ANQ PIN [4]
BOOTMODE00	I	Bootmode pin 0	L22	NA
BOOTMODE01	I	Bootmode pin 1	L23	NA
BOOTMODE02	I	Bootmode pin 2	K22	NA
BOOTMODE03	I	Bootmode pin 3	J23	NA
BOOTMODE04	I	Bootmode pin 4	K23	NA
BOOTMODE05	I	Bootmode pin 5	H22	NA
BOOTMODE06	I	Bootmode pin 6	H23	NA
BOOTMODE07	I	Bootmode pin 7	J22	NA
BOOTMODE08	I	Bootmode pin 8	H19	NA
BOOTMODE09	I	Bootmode pin 9	H20	NA
BOOTMODE10	I	Bootmode pin 10	H21	NA
BOOTMODE11	I	Bootmode pin 11	H18	NA
BOOTMODE12	I	Bootmode pin 12	G23	NA
BOOTMODE13	I	Bootmode pin 13	G22	NA
BOOTMODE14	I	Bootmode pin 14	F22	NA
BOOTMODE15	I	Bootmode pin 15	F23	NA

5.3.22.2 Clock

5.3.22.2.1 RTC Domain

Table 5-49. RTC Clock Signal Descriptions

SIGNAL NAME [1]	PIN TYPE [2]	DESCRIPTION [3]	ANB PIN [4]	ANQ PIN [4]
LFOSC0_XI	I	Low frequency (32.768KHz) oscillator input	AC21	NA
LFOSC0_XO	O	Low frequency (32.768KHz) oscillator output	AC20	NA

5.3.22.2.2 WKUP Domain

Table 5-50. WKUP Clock Signal Descriptions

SIGNAL NAME [1]	PIN TYPE [2]	DESCRIPTION [3]	ANB PIN [4]	ANQ PIN [4]
WKUP_OSC0_XI	I	High frequency oscillator input	AC18	NA
WKUP_OSC0_XO	O	High frequency oscillator output	AC17	NA

5.3.22.3 System

5.3.22.3.1 MAIN Domain

Table 5-51. System Signal Descriptions

SIGNAL NAME [1]	PIN TYPE [2]	DESCRIPTION [3]	ANB PIN [4]	ANQ PIN [4]
AUDIO_EXT_REFCLK0	IO	External clock input to McASP or output from McASP	AB8, B14, B9	NA

ADVANCE INFORMATION

Table 5-51. System Signal Descriptions (continued)

SIGNAL NAME [1]	PIN TYPE [2]	DESCRIPTION [3]	ANB PIN [4]	ANQ PIN [4]
AUDIO_EXT_REFCLK1	IO	External clock input to McASP or output from McASP	B11, B13, D11, N21	NA
CLKOUT0	O	RMII Clock Output (50MHz). This pin is used for clock source to the external RMII PHY and must also be routed back to the respective RMII[x]_REF_CLK pin for proper device operation.	AA11, D16	NA
EXTINTn	I	External Interrupt	C8	NA
EXT_REFCLK1	I	External clock input to Main Domain	D16	NA
OBSCLK0	O	Main Domain Observation clock output for test and debug purposes only	H21	NA
OBSCLK1	O	Main Domain Observation clock output for test and debug purposes only	B7	NA
RESETSTATz	O	Main Domain warm reset status output	C16	NA
RESETz	I	Main Domain warm reset	E16	NA

5.3.22.3.2 RTC Domain

Table 5-52. RTC System Signal Descriptions

SIGNAL NAME [1]	PIN TYPE [2]	DESCRIPTION [3]	ANB PIN [4]	ANQ PIN [4]
EXT_WAKEUP0	I	External Wakeup Input	AB19	
EXT_WAKEUP1	I	External Wakeup Input	AB20	
PMIC_LPM_EN0	O	Dual-function PMIC control output, Low Power Mode (active low) or PMIC Enable (active high)	AA18	NA
RTC_PORz	I	RTC Power-on Reset	Y18	

5.3.22.3.3 WKUP Domain

Table 5-53. WKUP System Signal Descriptions

SIGNAL NAME [1]	PIN TYPE [2]	DESCRIPTION [3]	ANB PIN [4]	ANQ PIN [4]
PORz	I	WKUP Domain cold reset	AB18	NA
WKUP_CLKOUT0	O	WKUP Domain CLKOUT0 output	M22, Y23	NA
WKUP_EXT_REFCLK0	I	External input to WKUP Domain	W22	
WKUP_OBSCLK0	O	WKUP Domain Observation clock output for test and debug purposes only	W23	
WKUP_SYSCLKOUT0	O	WKUP Domain CLKOUT0 output	W23	

5.3.23 TIMER

5.3.23.1 MAIN Domain

Table 5-54. TIMER Signal Descriptions

SIGNAL NAME [1]	PIN TYPE [2]	DESCRIPTION [3]	ANB PIN [4]	ANQ PIN [4]
TIMER_IO0	IO	Timer Inputs and Outputs (not tied to single timer instance)	AB2, B2, C1, D16, D7, Y2	NA
TIMER_IO1	IO	Timer Inputs and Outputs (not tied to single timer instance)	A6, A7, AA2, D2, Y3	NA
TIMER_IO2	IO	Timer Inputs and Outputs (not tied to single timer instance)	B14, B16, B6, H20, Y4	NA
TIMER_IO3	IO	Timer Inputs and Outputs (not tied to single timer instance)	AA1, B13, B15, D6	NA

5.3.23.2 WKUP Domain

Table 5-55. WKUP_TIMER Signal Descriptions

SIGNAL NAME [1]	PIN TYPE [2]	DESCRIPTION [3]	ANB PIN [4]	ANQ PIN [4]
WKUP_TIMER_IO0	IO	Timer Inputs and Outputs (not tied to single timer instance)	W23	
WKUP_TIMER_IO1	IO	Timer Inputs and Outputs (not tied to single timer instance)	W22	

5.3.24 UART

5.3.24.1 MAIN Domain

Table 5-56. UART0 Signal Descriptions

SIGNAL NAME [1]	PIN TYPE [2]	DESCRIPTION [3]	ANB PIN [4]	ANQ PIN [4]
UART0_CTSn	I	UART Clear to Send (active low)	B14	NA
UART0_RTSn	O	UART Request to Send (active low)	B13	NA
UART0_RXD	I	UART Receive Data	D13	NA
UART0_TXD	O	UART Transmit Data	C13	NA

Table 5-57. UART1 Signal Descriptions

SIGNAL NAME [1]	PIN TYPE [2]	DESCRIPTION [3]	ANB PIN [4]	ANQ PIN [4]
UART1_CTSn	I	UART Clear to Send (active low)	A8	NA
UART1_DCDn	I	UART Clear to Send (active low)	B7	NA
UART1_DSRn	I	UART Data Set Ready (active low)	A7	NA
UART1_DTRn	O	UART Data Terminal Ready (active low)	B16	NA
UART1_RIn	I	UART Ring Indicator	B15	NA
UART1_RTSn	O	UART Request to Send (active low)	B10	NA
UART1_RXD	I	UART Receive Data	C11, D7	NA
UART1_TXD	O	UART Transmit Data	A12, A6	NA

Table 5-58. UART2 Signal Descriptions

SIGNAL NAME [1]	PIN TYPE [2]	DESCRIPTION [3]	ANB PIN [4]	ANQ PIN [4]
UART2_CTSn	I	UART Clear to Send (active low)	AA1, C4, F22	NA
UART2_RTSn	O	UART Request to Send (active low)	B3, F23, Y4	NA
UART2_RXD	I	UART Receive Data	AB2, B14, B4, H19	NA
UART2_TXD	O	UART Transmit Data	A3, AA2, B13, H20	NA

Table 5-59. UART3 Signal Descriptions

SIGNAL NAME [1]	PIN TYPE [2]	DESCRIPTION [3]	ANB PIN [4]	ANQ PIN [4]
UART3_CTSn	I	UART Clear to Send (active low)	D3, D6	NA
UART3_RTSn	O	UART Request to Send (active low)	B6, D4	NA
UART3_RXD	I	UART Receive Data	C2, H21, Y2	NA
UART3_TXD	O	UART Transmit Data	C1, H18, Y3	NA

Table 5-60. UART4 Signal Descriptions

SIGNAL NAME [1]	PIN TYPE [2]	DESCRIPTION [3]	ANB PIN [4]	ANQ PIN [4]
UART4_CTSn	I	UART Clear to Send (active low)	J22	NA
UART4_RTSn	O	UART Request to Send (active low)	H23	NA

Table 5-60. UART4 Signal Descriptions (continued)

SIGNAL NAME [1]	PIN TYPE [2]	DESCRIPTION [3]	ANB PIN [4]	ANQ PIN [4]
UART4_RXD	I	UART Receive Data	G20, G23, M23, T20	NA
UART4_TXD	O	UART Transmit Data	F20, G22, M22, T21	NA

Table 5-61. UART5 Signal Descriptions

SIGNAL NAME [1]	PIN TYPE [2]	DESCRIPTION [3]	ANB PIN [4]	ANQ PIN [4]
UART5_CTSn	I	UART Clear to Send (active low)	E22, H22	NA
UART5_RTSn	O	UART Request to Send (active low)	E18, K23	NA
UART5_RXD	I	UART Receive Data	B16, D18, F22, R22	NA
UART5_TXD	O	UART Transmit Data	B15, C23, F23, T23	NA

Table 5-62. UART6 Signal Descriptions

SIGNAL NAME [1]	PIN TYPE [2]	DESCRIPTION [3]	ANB PIN [4]	ANQ PIN [4]
UART6_CTSn	I	UART Clear to Send (active low)	F20, J23	NA
UART6_RTSn	O	UART Request to Send (active low)	G20, K22	NA
UART6_RXD	I	UART Receive Data	A8, B6, F21, L22, N22, R23	NA
UART6_TXD	O	UART Transmit Data	B10, D6, F19, L23, N21, U23	NA

5.3.24.2 WKUP Domain

Table 5-63. WKUP_UART0 Signal Descriptions

SIGNAL NAME [1]	PIN TYPE [2]	DESCRIPTION [3]	ANB PIN [4]	ANQ PIN [4]
WKUP_UART0_CTSn	I	UART Clear to Send (active low)	W23	
WKUP_UART0_RTSn	O	UART Request to Send (active low)	W22	
WKUP_UART0_RXD	I	UART Receive Data	Y22	
WKUP_UART0_TXD	O	UART Transmit Data	AA23	

5.3.25 USB

5.3.25.1 MAIN Domain

Table 5-64. USB0 Signal Descriptions

SIGNAL NAME [1]	PIN TYPE [2]	DESCRIPTION [3]	ANB PIN [4]	ANQ PIN [4]
USB0_DM	IO	USB 2.0 Differential Data (negative)	AC4	NA
USB0_DP	IO	USB 2.0 Differential Data (positive)	AB4	NA
USB0_DRVVBUS	O	USB VBUS control output (active high)	C6	NA
USB0_RCALIB (1)	IO	Pin to connect to calibration resistor	AB3	NA
USB0_VBUS (2)	A	USB Level-shifted VBUS Input	AC3	NA

(1) An external 499Ω ±1% resistor must be connected between this pin and VSS and the maximum power dissipation for the resistor is 7.2mW. No external voltage should be applied to this pin.
(2) An external resistor divider is required to limit the voltage applied to the device pin. For more information, see Section 8.2.3, *USB VBUS Design Guidelines*.

Table 5-65. USB1 Signal Descriptions

SIGNAL NAME [1]	PIN TYPE [2]	DESCRIPTION [3]	ANB PIN [4]	ANQ PIN [4]
USB1_DM	IO	USB 2.0 Differential Data (negative)	AC5	
USB1_DP	IO	USB 2.0 Differential Data (positive)	AB5	

Table 5-65. USB1 Signal Descriptions (continued)

SIGNAL NAME [1]	PIN TYPE [2]	DESCRIPTION [3]	ANB PIN [4]	ANQ PIN [4]
USB1_DRVVBUS	O	USB VBUS control output (active high)	A5	
USB1_RCALIB (1)	IO	Pin to connect to calibration resistor	AC6	
USB1_VBUS (2)	A	USB Level-shifted VBUS Input	AB6	

(1) An external 499Ω ±1% resistor must be connected between this pin and VSS and the maximum power dissipation for the resistor is 7.2mW. No external voltage should be applied to this pin.
(2) An external resistor divider is required to limit the voltage applied to the device pin. For more information, see Section 8.2.3, *USB VBUS Design Guidelines*.

ADVANCE INFORMATION

5.4 Pin Connectivity Requirements

This section describes connectivity requirements for package balls that have specific connectivity requirements and unused package balls.

Note

All power pins must be supplied with the voltages specified in Section 6.4, *Recommended Operating Conditions*, unless otherwise specified.

Note

For additional clarification, "leave unconnected" or "no connect" (NC) means **no** signal traces can be connected to these device ball numbers.

Table 5-66. Connectivity Requirements

ANB BALL NUMBER	BALL NAME	CONNECTION REQUIREMENTS
AB16	TRSTn	Each of these balls must be connected to VSS through separate external pull resistors to ensure these balls are held to a valid logic low level if a PCB signal trace is connected and not actively driven by an attached device. The internal pull-down can be used to hold a valid logic low level if no PCB signal trace is connected to the ball.
Y16 AA16 E16 AB14 AC16 Y17	EMU0 EMU1 RESETz TCK TDI TMS	Each of these balls must be connected to the corresponding power supply(1) through separate external pull resistors to ensure the inputs associated with these balls are held to a valid logic high level if a PCB signal trace is connected and not actively driven by an attached device. The internal pull-up can be used to hold a valid logic high level if no PCB signal trace is connected to the ball.
AB19 AB20	EXT_WAKEUP0 EXT_WAKEUP1	Each of these balls must be connected to the corresponding power supply(1) through separate external pull resistors to ensure the inputs associated with these balls are held to a valid logic high level if not connected to a wake up source.
L22 L23 K22 J23 K23 H22 H23 J22 H19 H20 H21 H18	GPMC0_AD0 GPMC0_AD1 GPMC0_AD2 GPMC0_AD3 GPMC0_AD4 GPMC0_AD5 GPMC0_AD6 GPMC0_AD7 GPMC0_AD8 GPMC0_AD9 GPMC0_AD10 GPMC0_AD11	When the full pin count boot mode option is selected by pulling GPMC0_AD15 and GPMC0_AD14 to VSS, each of these balls must be connected to the corresponding power supply(1) or VSS through separate external pull resistors to ensure the inputs associated with these balls are held to a valid logic high or low level as appropriate to select the desired device boot mode.
G23 G22 F22 F23	GPMC0_AD12 GPMC0_AD13 GPMC0_AD14 GPMC0_AD15	Each of these balls must be connected to the corresponding power supply(1) or VSS through separate external pull resistors to ensure the inputs associated with these balls are held to a valid logic high or low level as appropriate to select the desired device boot mode.
N17 V20 V22 V23 V21	VDDA_ADC ADC0_AIN0 ADC0_AIN1 ADC0_AIN2 ADC0_AIN3	If the entire ADC0 is not used, each of these balls must be connected directly to VSS.
V20 V22 V23 V21	ADC0_AIN0 ADC0_AIN1 ADC0_AIN2 ADC0_AIN3	Any unused ADC0_AIN[3:0] ball must be pulled to VSS through a resistor or connected directly to VSS when VDDA_ADC is connected to a power source.

ADVANCE INFORMATION

Table 5-66. Connectivity Requirements (continued)

ANB BALL NUMBER	BALL NAME	CONNECTION REQUIREMENTS
L8 M7 M8 N8 P8	VDDS_DDR VDDS_DDR VDDS_DDR VDDS_DDR VDDS_DDR	If DDRSS is not used, each of these balls must be connected directly to VSS.
M2 L1 M5 L2 L5 H6 L6 K2 J1 H5 R2 N6 T4 N1 T5 T6 W6 V6 N3 N2 N5 N4 M3 P1 P2 K1 L3 F2 W2 F4 F3 F1 E1 G4 H4 H2 H3 V4 T3 T1 U1 U4 V5 U2 W1 G1 G2 V1 V2 L4 J2	DDR0_ACT_n DDR0_CAS_n DDR0_RAS_n DDR0_WE_n DDR0_A0 DDR0_A1 DDR0_A2 DDR0_A3 DDR0_A4 DDR0_A5 DDR0_A6 DDR0_A7 DDR0_A8 DDR0_A9 DDR0_A10 DDR0_A11 DDR0_A12 DDR0_A13 DDR0_BA0 DDR0_BA1 DDR0_BG0 DDR0_BG1 DDR0_CAL0 DDR0_CK0 DDR0_CK0_n DDR0_CKE0 DDR0_CS0_n DDR0_DM0 DDR0_DM1 DDR0_DQ0 DDR0_DQ1 DDR0_DQ2 DDR0_DQ3 DDR0_DQ4 DDR0_DQ5 DDR0_DQ6 DDR0_DQ7 DDR0_DQ8 DDR0_DQ9 DDR0_DQ10 DDR0_DQ11 DDR0_DQ12 DDR0_DQ13 DDR0_DQ14 DDR0_DQ15 DDR0_DQS0 DDR0_DQS0_n DDR0_DQS1 DDR0_DQS1_n DDR0_ODT0 DDR0_RESET0_n	If DDRSS is not used, leave unconnected. Note: The DDR0 pins in this list can only be left unconnected when VDDS_DDR and VDDS_DDR_C are connected to VSS. The DDR0 pins must be connected as defined in the DDR Board Design and Layout Guidelines, when VDDS_DDR and VDDS_DDR_C are connected to a power source.
U16 T16	VDDA_3P3_SDIO CAP_VDDSHV_MMC	If SDIO_LDO is not used to power VDDSHV3 or VDDSHV4, each of these balls must be connected directly to VSS.
U11 T12 U12	VDDA_CORE_USB VDDA_1P8_USB VDDA_3P3_USB	USB0 and USB1 share these power rails, so each of these balls must be connected to valid power sources when either USB0 or USB1 is used. If USB0 and USB1 are not used, each of these balls must be connected directly to VSS.

ADVANCE INFORMATION

Table 5-66. Connectivity Requirements (continued)

ANB BALL NUMBER	BALL NAME	CONNECTION REQUIREMENTS
AC4 AB4 AB3 AC3 AC5 AB5 AC6 AB6	USB0_DM USB0_DP USB0_RCALIB USB0_VBUS USB1_DM USB1_DP USB1_RCALIB USB1_VBUS	If USB0 or USB1 is not used, leave the respective DM, DP, and VBUS balls unconnected. Note: The USB0_RCALIB and USB1_RCALIB pins can only be left unconnected when VDDA_CORE_USB, VDDA_1P8_USB, and VDDA_3P3_USB are connected to VSS. The USB0_RCALIB and USB1_RCALIB pins must be connected to VSS through separate appropriate external resistors when VDDA_CORE_USB, VDDA_1P8_USB, and VDDA_3P3_USB are connected to power sources.
G13 H12 G14	VDDA_CORE_DSI VDDA_CORE_DSI_CLK VDDA_1P8_DSI	If DSITX0 is not used and the device boundary scan function is required, each of these balls must be connected to valid power sources. If DSITX0 is not used and the device boundary scan function is not required, each of these balls can alternatively be connected directly to VSS.
A15 A14 B19 B18 A18 A17 A20 A21 B22 B21 D17	DSI0_TXCLKN DSI0_TXCLKP DSI0_TXN0 DSI0_TXP0 DSI0_TXN1 DSI0_TXP1 DSI0_TXN2 DSI0_TXP2 DSI0_TXN3 DSI0_TXP3 DSI0_TXRCALIB	If DSITX0 is not used, leave unconnected.

(1) To determine which power supply is associated with any IO, see the POWER column of the *Pin Attributes* table.

Note

Internal pull resistors are weak and may not source enough current to maintain a valid logic level for some operating conditions. This can be the case when connected to components with leakage to the opposite logic level, or when external noise sources couple to signal traces attached to balls which are only pulled to a valid logic level by the internal resistor. Therefore, external pull resistors are recommended to hold a valid logic level on balls with external connections.

Many of the device IOs are turned off by default and external pull resistors may be required to hold inputs of any attached device in a valid logic state until software initializes the respective IOs. The state of configurable device IOs are defined in the BALL STATE DURING RESET RX/TX/PULL and BALL STATE AFTER RESET RX/TX/PULL columns of the *Pin Attributes* table. Any IO with its input buffer (RX) turned off is allowed to float without damaging the device. However, any IO with its input buffer (RX) turned on shall never be allowed to float to any potential between V_{ILSS} and V_{IHSS}. The input buffer can enter a high-current state which could damage the IO cell if allowed to float between these levels.

ADVANCE INFORMATION

6 Specifications

Note

All specifications listed are preliminary and may change during device characterization.

6.1 Absolute Maximum Ratings

over operating junction temperature range (unless otherwise noted)[1] [2]

PARAMETER			MIN	MAX	UNIT
VDD_CORE	Core supply		-0.3	1.05	V
VDDA_CORE_DSI	DSITX0 core supply		-0.3	1.05	V
VDDA_CORE_DSI_CLK	DSITX0 clock core supply		-0.3	1.05	V
VDDA_CORE_USB	USB0 and USB1 core supply		-0.3	1.05	V
VDDA_DDR_PLL0	DDR Deskew PLL supply		-0.3	1.05	V
VDD_RTC	RTC core supply		-0.3	1.05	V
VDDS_DDR	DDR PHY IO supply		-0.3	1.57	V
VDDS_OSC0	RCOSC, POR, and WKUP_OSC0 supply		-0.3	1.98	V
VDDS_RTC	IO supply for LFOSC0 and RTC IO group		-0.3	1.98	V
VDDA_PLL0	WKUP_PLL0, MAIN_PLL0, and TEMP0 analog supply		-0.3	1.98	V
VDDA_PLL1	MAIN_PLL8 and MAIN_PLL17 analog supply		-0.3	1.98	V
VDDS_WKUP	IO supply for WKUP IO group		-0.3	1.98	V
VDDS0	IO supply for GENERAL0 IO group		-0.3	1.98	V
VDDS1	IO supply for GENERAL0_1 IO group		-0.3	1.98	V
VDDA_ADC	ADC analog supply		-0.3	1.98	V
VDDA_1P8_DSI	DSITX0 1.8V analog supply		-0.3	1.98	V
VDDA_1P8_USB	USB0 and USB1 1.8V analog supply		-0.3	1.98	V
VPP	eFuse ROM programming supply		-0.3	1.98	V
VDDSHV0	IO supply for GPMC IO group		-0.3	3.63	V
VDDSHV1	IO supply for General1 IO group		-0.3	3.63	V
VDDSHV2	IO supply for MMC0 IO group		-0.3	3.63	V
VDDSHV3	IO supply for MMC1 IO group		-0.3	3.63	V
VDDSHV4	IO supply for MMC2 IO group		-0.3	3.63	V
VDDA_3P3_SDIO	SDIO_LDO analog supply		-0.3	3.63	V
VDDA_3P3_USB	USB0 and USB1 3.3V analog supply		-0.3	3.63	V
Steady-state max voltage at all fail-safe IO pins		PORz	-0.3	3.63	V
		I2C2_SCL, I2C2_SDA, EXTINTn When operating at 1.8V	-0.3	1.98[3]	V
		I2C2_SCL, I2C2_SDA, EXTINTn When operating at 3.3V	-0.3	3.63[3]	
Steady-state max voltage at all other IO pins[4]		USB0_VBUS, USB1_VBUS[5]	-0.3	3.6	V
		All other IO pins	-0.3	IO supply voltage + 0.3	V
Transient overshoot and undershoot at IO pin		20% of IO supply voltage for up to 20% of the signal period (see Figure 6-1, *IO Transient Voltage Ranges*)		0.2 × VDD[6]	V
Latch-up performance[7]		I-Test	-100	100	mA
		Over-Voltage (OV) Test		1.5 x VDD[6]	V

ADVANCE INFORMATION

over operating junction temperature range (unless otherwise noted)(1) (2)

PARAMETER		MIN	MAX	UNIT
T_{STG}	Storage temperature	-55	+150	°C

(1) Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute Maximum Ratings do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If used outside the Section 6.4, *Recommended Operating Conditions* but within the Absolute Maximum Ratings, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.
(2) All voltage values are with respect to VSS, unless otherwise noted.
(3) The absolute maximum ratings for these fail-safe pins depends on their IO supply operating voltage. Therefore, this value is also defined by the maximum V_{IH} value found in the *I2C Open-Drain, and Fail-Safe (I2C OD FS) Electrical Characteristics* section, where the electrical characteristics table has separate parameter values for 1.8V mode and 3.3V mode.
(4) This parameter applies to all IO pins which are not fail-safe and the requirement applies to all values of IO supply voltage. For example, if the voltage applied to a specific IO supply is 0 volts the valid input voltage range for any IO powered by that supply will be –0.3 to +0.3 volts. Special attention should be applied anytime peripheral devices are not powered from the same power sources used to power the respective IO supply. It is important the attached peripheral never sources a voltage outside the valid input voltage range, including power supply ramp-up and ramp-down sequences.
(5) An external resistor divider is required to limit the voltage applied to this device pin. For more information, see Section 8.2.3, *USB Design Guidelines*.
(6) VDD is the voltage on the corresponding power-supply pin(s) for the IO.
(7) For current pulse injection (I-Test):

- Pins stressed per JEDEC JESD78 (Class II) and passed with specified I/O pin injection current and clamp voltage of 1.5 times maximum recommended I/O voltage and negative 0.5 times maximum recommended I/O voltage.

For over-voltage performance (Over-Voltage (OV) Test):

- Supplies stressed per JEDEC JESD78 (Class II) and passed specified voltage injection.

Fail-safe IO terminals are designed such they do not have dependencies on the respective IO power supply voltage. This allows external voltage sources to be connected to these IO terminals when the respective IO power supplies are turned off. The I2C2_SCL, I2C2_SDA, EXTINTn, and PORz are the only fail-safe IO terminals. All other IO terminals are not fail-safe and the voltage applied to them should be limited to the value defined by the Steady State Max. Voltage at all IO pins parameter in Section 6.1.



A. $T_{overshoot} + T_{undershoot} < 20\%$ of T_{period}

Figure 6-1. IO Transient Voltage Ranges

6.2 ESD Ratings

			VALUE	UNIT
$V_{(ESD)}$	Electrostatic discharge (ESD)	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001(1)	±1000	V
		Charged-device model (CDM), per ANSI/ESDA/JEDEC JS-002(2)	±250	

(1) JEDEC document JEP155 states that 500V HBM allows safe manufacturing with a standard ESD control process.
(2) JEDEC document JEP157 states that 250V CDM allows safe manufacturing with a standard ESD control process.

ADVANCE INFORMATION

6.3 Power-On Hours (POH)

POWER ON HOURS (POH)[1] [2] [3]		
JUNCTION TEMPERATURE RANGE (T_J)		LIFETIME (POH)
Extended Industrial	–40°C to 105°C	100000
125°C Industrial[4]	–40°C to 105°C	100000
	–40°C to 125°C	20000[5]

(1) This information is provided solely for your convenience and does not extend or modify the warranty provided under TI's standard terms and conditions for TI semiconductor products.
(2) Unless specified in the table above, all voltage domains and operating conditions are supported in the device at the noted temperatures.
(3) POH is a function of voltage, temperature and time. Usage at higher voltages and temperatures will result in a reduction in POH.
(4) Either -40 to 105C or -40 to 125C profile should be chosen and applied through the lifetime of the application. Mixing of these profiles for the purposes of extending temperature and/or POH may result in increased reliability failure risk and is not recommended.
(5) The -40 to 125C profile is defined as 20000 power on hours with a junction temperature as follows: 5%@-40°C, 65%@70°C, 20%@110°C, and 10%@125°C.

6.4 Recommended Operating Conditions

over operating junction temperature range (unless otherwise noted)

SUPPLY NAME	DESCRIPTION		MIN(1)	NOM	MAX(1)	UNIT
VDD_CORE(2) VDDA_CORE_DSI(2) VDDA_CORE_DSI_CLK(2) VDDA_CORE_USB(2) VDDA_DDR_PLL0(2)	Core supply DSITX0 core supply DSITX0 clock core supply USB0 and USB1 core supply DDR Deskew PLL supply		0.715	0.75	0.79	V
VDD_RTC	RTC core supply		0.715	0.75	0.79	V
VDDS_DDR	DDR PHY IO supply	1.1V operation	1.06	1.1	1.17	V
		1.2V operation	1.14	1.2	1.26	V
VDDS_OSC0	RCOSC, POR, and WKUP_OSC0 supply		1.71	1.8	1.89	V
VDDS_RTC	Fixed-voltage supply for LFOSC0 and RTC IO group		1.71	1.8	1.89	V
VDDA_PLL0	WKUP_PLL0, MAIN_PLL0, and TEMP0 analog supply		1.71	1.8	1.89	V
VDDA_PLL1	MAIN_PLL8 and MAIN_PLL17 analog supply		1.71	1.8	1.89	V
VDDS_WKUP	Fixed-voltage supply for WKUP IO group		1.71	1.8	1.89	V
VDDS0	Fixed-voltage supply for GENERAL0 IO group		1.71	1.8	1.89	V
VDDS1	Fixed-voltage supply for GENERAL0_1 IO group		1.71	1.8	1.89	V
VDDA_ADC	ADC analog supply		1.71	1.8	1.89	V
VDDA_1P8_DSI	DSITX0 1.8V analog supply		1.71	1.8	1.89	V
VDDA_1P8_USB	USB0 and USB1 1.8V analog supply		1.71	1.8	1.89	V
VPP	eFuse ROM programming supply		see(3)	see(3)	see(3)	V
VDDSHV0	Dual-voltage IO supply for GPMC IO group	1.8V operation	1.71	1.8	1.89	V
		3.3V operation	3.135	3.3	3.465	V
VDDSHV1	Dual-voltage IO supply for General1 IO group	1.8V operation	1.71	1.8	1.89	V
		3.3V operation	3.135	3.3	3.465	V
VDDSHV2	Dual-voltage IO supply for MMC0 IO group	1.8V operation	1.71	1.8	1.89	V
		3.3V operation	3.135	3.3	3.465	V
VDDSHV3	Dual-voltage IO supply for MMC1 IO group	1.8V operation	1.71	1.8	1.89	V
		3.3V operation	3.135	3.3	3.465	V
VDDSHV4	Dual-voltage IO supply for MMC2 IO group	1.8V operation	1.71	1.8	1.89	V
		3.3V operation	3.135	3.3	3.465	V
VDDA_3P3_SDIO	SDIO_LDO analog supply		3.135	3.3	3.465	V
VDDA_3P3_USB	USB0 and USB1 3.3V analog supply		3.135	3.3	3.465	V
USB0_VBUS	USB0 Level-shifted VBUS Input		0	see(4)	3.465	V
USB1_VBUS	USB1 Level-shifted VBUS Input		0	see(4)	3.465	V
T_J	Operating junction temperature range	125°C Industrial	-40		125	°C
		Extended Industrial	-40		105	°C

(1) The voltage at the device ball must never drop below the MIN voltage or rise above the MAX voltage for any amount of time during normal device operation.
(2) VDD_CORE, VDDA_CORE_DSI, VDDA_CORE_DSI_CLK, VDDA_CORE_USB, and VDDA_DDR_PLL0 shall be sourced from the same power source. Care should be taken to ensure that voltage differential between VDD_CORE and VDDA_CORE_USB is within +/- 1%.
(3) Refer to the Recommended Operating Conditions for OTP eFuse Programming table for VPP supply voltages based on eFuse usage.
(4) An external resistor divider is required to limit the voltage applied to this device pin. For more information, see Section 8.2.3, *USB Design Guidelines*.

6.5 Operating Performance Points

Table 6-1 defines the maximum operating frequency of the clocks for each device speed grade and Table 6-2 defines the only valid Operating Performance Points (OPPs) for the device subsystem and core clocks..

Table 6-1. Device Speed Grades

Speed Grade	MAXIMUM OPERATING FREQUNCY (MHz)				MAXIMUM TRANSITION RATE (MT/s)(1)	
	A53SS (Cortex-A53x)	MAIN_SYSCLK0	PER_SYSCLK0	WKUP_SYSCLK0	DDR4	LPDDR4
E	833	500	400	400	1600	1600
O	1250	500	400	400	1600	1600

(1) Maximum DDR Frequency will be limited based on the specific memory type (vendor) used in a system and by PCB implementation. Refer to DDR Board Design and Layout Guidelines for the proper PCB implementation to achieve maximum DDR frequency.

Table 6-2. Device Operating Performance Points

OPP	A53SS(1)	FIXED OPERATING FREQUENCY OPTIONS (MHz)			MT/s(4)	
		MAIN_SYSCLK0(2)	PER_SYSCLK0(3)	WKUP_SYSCLK0(2)	DDR4	LPDDR4
High	From ARM0 PLL Bypass to Speed Grade Maximum	500	400	400	Speed Grade Maximum	From DDR PLL Bypass(7) to Speed Grade Maximum
Low		PLL Bypass(5)		PLL Bypass(6)	250 (DRAM DLL Bypass(7))	

(1) Initial operating frequency, set by software at boot. Supports Dynamic Frequency Scaling (DFS) after boot.
(2) Initial operating frequency, set by software at boot. Run-time support for frequency change between initial operating frequency and PLL Bypass
(3) Fixed operating frequency, set by software at boot.
(4) Maximum DDR Frequency will be limited based on the specific memory type (vendor) used in a system and by PCB implementation. Refer to DDR Board Design and Layout Guidelines for the proper PCB implementation to achieve maximum DDR frequency.
(5) Operating System controlled PLL bypass function.
(6) Hardware support for automatic PLL bypass function. See TBD for more information on this feature.
(7) The DDR PLL output, which sources DDR0_CK0 and DDR0_CK0_n, is typically defined in units of frequency. So the "DDR PLL Bypass" transaction rate is equal to 2x the DDR PLL output frequency when operating in bypass mode.

6.6 Power Consumption Summary

For information on the device power consumption contact your TI Representative.

ADVANCE INFORMATION

6.7 Electrical Characteristics

Note

The interfaces or signals described in Section 6.7 correspond to the interfaces or signals available in multiplexing mode 0 (Primary Signal Function).

All interfaces or signals multiplexed on the balls described in these tables have the same DC electrical characteristics, unless multiplexing involves a PHY and GPIO combination, in which case different DC electrical characteristics are specified for the different multiplexing modes (Functions).

6.7.1 I2C Open-Drain, and Fail-Safe (I2C OD FS) Electrical Characteristics

over recommended operating conditions (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
1.8V MODE						
V_{IL}	Input Low Voltage				0.3 × VDD [1]	V
V_{ILSS}	Input Low Voltage Steady State				0.3 × VDD [1]	V
V_{IH}	Input High Voltage		0.7 × VDD [1]		1.98[2]	V
V_{IHSS}	Input High Voltage Steady State		0.7 × VDD [1]			V
V_{HYS}	Input Hysteresis Voltage		0.1 × VDD [1]			mV
I_{IN} [3]	Input Leakage Current.	V_I = 1.8V			10	µA
		V_I = 0V			-10	µA
V_{OL}	Output Low Voltage				0.2 × VDD [1]	V
I_{OL} [4]	Low Level Output Current	$V_{OL(MAX)}$	10			mA
SR_I [6]	Input Slew Rate		18f[5] or 1.8E+6			V/s
3.3V MODE [7]						
V_{IL}	Input Low Voltage				0.3 × VDD [1]	V
V_{ILSS}	Input Low Voltage Steady State				0.25 × VDD [1]	V
V_{IH}	Input High Voltage		0.7 × VDD [1]		3.63[2]	V
V_{IHSS}	Input High Voltage Steady State		0.7 × VDD [1]			V
V_{HYS}	Input Hysteresis Voltage		0.05 × VDD [1]			mV
I_{IN} [3]	Input Leakage Current.	V_I = 3.3V			10	µA
		V_I = 0V			-10	µA
V_{OL}	Output Low Voltage				0.4	V
I_{OL} [4]	Low Level Output Current	$V_{OL(MAX)}$	10			mA
SR_I [6]	Input Slew Rate		33f[5] or 3.3E+6		8E+7	V/s

(1) VDD stands for corresponding power supply. For more information on the power supply name and the corresponding ball(s), see POWER column of the *Pin Attributes* table.
(2) This value also defines the Absolute Maximum Ratings value the IO.
(3) This parameter defines leakage current when the terminal is operating as an input, undriven output, or both input and undriven output.
(4) The I_{OL} parameter defines the minimum Low Level Output Current for which the device is able to maintain the specified V_{OL} value. The value defined by this parameter should be considered the maximum current available to a system implementation which needs to maintain the specified V_{OL} value for attached components.
(5) f = toggle frequency of the input signal in Hz.
(6) This MIN parameter only applies to input signal functions which are not defined in their respective *Timing and Switching Characteristics* sections. Select the MIN parameter which results in the largest value.
(7) I2C Hs-mode is not supported when operating the IO in 3.3V mode.

6.7.2 Fail-Safe Reset (FS RESET) Electrical Characteristics

over recommended operating conditions (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
V_{IL}	Input Low Voltage				0.3 × VDDS_OSC0	V
V_{ILSS}	Input Low Voltage Steady State				0.3 × VDDS_OSC0	V
V_{IH}	Input High Voltage		0.7 × VDDS_OSC0			V
V_{IHSS}	Input High Voltage Steady State		0.7 × VDDS_OSC0			V
V_{HYS}	Input Hysteresis Voltage		200			mV
I_{IN} (1)	Input Leakage Current.	V_I = 1.8V			10	µA
		V_I = 0V			-10	µA
SR_I (3)	Input Slew Rate		18f(2) or 1.8E+6			V/s

(1) This parameter defines leakage current when the terminal is operating as an input.
(2) f = toggle frequency of the input signal in Hz.
(3) This MIN parameter only applies to input signal functions which are not defined in their respective *Timing and Switching Characteristics* sections. Select the MIN parameter which results in the largest value.

6.7.3 High-Frequency Oscillator (HFOSC) Electrical Characteristics

over recommended operating conditions (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
V_{IL}	Input Low Voltage				0.35 × VDDS_OSC0	V
V_{IH}	Input High Voltage		0.65 × VDDS_OSC0			V
V_{HYS}	Input Hysteresis Voltage			49		mV
I_{IN} (1)	Input Leakage Current.	V_I = 1.8V			10	µA
		V_I = 0V			-10	µA

(1) This parameter defines leakage current when the terminal is operating as an input.

6.7.4 Low-Frequency Oscillator (LFXOSC) Electrical Characteristics

over recommended operating conditions (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
V_{IL}	Input Low Voltage				0.30 × VDDS_OSC0	V
V_{IH}	Input High Voltage		0.70 × VDDS_OSC0			V
V_{HYS}	Input Hysteresis Voltage	Active Mode		85		mV
		Bypass Mode		324		mV
I_{IN} (1)	Input Leakage Current.	V_I = 1.8V			10	µA
		V_I = 0V			-10	µA

(1) This parameter defines leakage current when the terminal is operating as an input.

ADVANCE INFORMATION

6.7.5 SDIO Electrical Characteristics

over recommended operating conditions (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
1.8V MODE						
V_{IL}	Input Low Voltage				0.58	V
V_{ILSS}	Input Low Voltage Steady State				0.58	V
V_{IH}	Input High Voltage		1.27			V
V_{IHSS}	Input High Voltage Steady State		1.7			V
V_{HYS}	Input Hysteresis Voltage		150			mV
I_{IN} (1)	Input Leakage Current.	V_I = 1.8V			10	µA
		V_I = 0V			-10	µA
R_{PU}	Pull-up Resistor		40	50	60	kΩ
R_{PD}	Pull-down Resistor		40	50	60	kΩ
V_{OL}	Output Low Voltage				0.45	V
V_{OH}	Output High Voltage		VDD(2) - 0.45			V
I_{OL} (3)	Low Level Output Current	$V_{OL(MAX)}$	4			mA
I_{OH} (3)	High Level Output Current	$V_{OH(MIN)}$	4			mA
SR_I (5)	Input Slew Rate		18f(4) or 1.8E+6			V/s
3.3V MODE						
V_{IL}	Input Low Voltage				0.25 × VDD(2)	V
V_{ILSS}	Input Low Voltage Steady State				0.15 × VDD(2)	V
V_{IH}	Input High Voltage		0.625 × VDD(2)			V
V_{IHSS}	Input High Voltage Steady State		0.625 × VDD(2)			V
V_{HYS}	Input Hysteresis Voltage		150			mV
I_{IN} (1)	Input Leakage Current.	V_I = 3.3V			10	µA
		V_I = 0V			-10	µA
R_{PU}	Pull-up Resistor		40	50	60	kΩ
R_{PD}	Pull-down Resistor		40	50	60	kΩ
V_{OL}	Output Low Voltage				0.125 × VDD(2)	V
V_{OH}	Output High Voltage		0.75 × VDD(2)			V
I_{OL} (3)	Low Level Output Current	$V_{OL(MAX)}$	6			mA
I_{OH} (3)	High Level Output Current	$V_{OH(MIN)}$	10			mA
SR_I (5)	Input Slew Rate		33f(4) or 3.3E+6			V/s

(1) This parameter defines leakage current when the terminal is operating as an input, undriven output, or both input and undriven output, without internal pulls enabled.
(2) VDD stands for corresponding power supply. For more information on the power supply name and the corresponding ball(s), see POWER column of the *Pin Attributes* table.
(3) The I_{OL} and I_{OH} parameters define the minimum Low Level Output Current and High Level Output Current for which the device is able to maintain the specified V_{OL} and V_{OH} values. Values defined by these parameters should be considered the maximum current available to a system implementation which needs to maintain the specified V_{OL} and V_{OH} values for attached components.
(4) f = toggle frequency of the input signal in Hz.
(5) This MIN parameter only applies to input signal functions which are not defined in their respective *Timing and Switching Characteristics* sections. Select the MIN parameter which results in the largest value.

6.7.6 LVCMOS Electrical Characteristics

over recommended operating conditions (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
1.8V MODE						
V_{IL}	Input Low Voltage				0.35 × VDD(1)	V
V_{ILSS}	Input Low Voltage Steady State				0.3 × VDD(1)	V
V_{IH}	Input High Voltage		0.65 × VDD(1)			V
V_{IHSS}	Input High Voltage Steady State		0.85 × VDD(1)			V
V_{HYS}	Input Hysteresis Voltage		150			mV
I_{IN} (2)	Input Leakage Current.	V_I = 1.8V			10	µA
		V_I = 0V			-10	µA
R_{PU}	Pull-up Resistor		15	22	30	kΩ
R_{PD}	Pull-down Resistor		15	22	30	kΩ
V_{OL}	Output Low Voltage				0.45	V
V_{OH}	Output High Voltage		VDD(1) - 0.45			V
I_{OL} (3)	Low Level Output Current	$V_{OL(MAX)}$	3			mA
I_{OH} (3)	High Level Output Current	$V_{OH(MIN)}$	3			mA
SR_I (5)	Input Slew Rate		18f(4) or 1.8E+6			V/s
3.3V MODE						
V_{IL}	Input Low Voltage				0.8	V
V_{ILSS}	Input Low Voltage Steady State				0.6	V
V_{IH}	Input High Voltage		2.0			V
V_{IHSS}	Input High Voltage Steady State		2.0			V
V_{HYS}	Input Hysteresis Voltage		150			mV
I_{IN} (2)	Input Leakage Current.	V_I = 3.3V			10	µA
		V_I = 0V			-10	µA
R_{PU}	Pull-up Resistor		15	22	30	kΩ
R_{PD}	Pull-down Resistor		15	22	30	kΩ
V_{OL}	Output Low Voltage				0.4	V
V_{OH}	Output High Voltage		2.4			V
I_{OL} (3)	Low Level Output Current	$V_{OL(MAX)}$	5			mA
I_{OH} (3)	High Level Output Current	$V_{OH(MIN)}$	9			mA
SR_I (5)	Input Slew Rate		33f(4) or 3.3E+6			V/s

(1) VDD stands for corresponding power supply. For more information on the power supply name and the corresponding ball(s), see POWER column of the *Pin Attributes* table.
(2) This parameter defines leakage current when the terminal is operating as an input, undriven output, or both input and undriven output, without internal pulls enabled.
(3) The I_{OL} and I_{OH} parameters define the minimum Low Level Output Current and High Level Output Current for which the device is able to maintain the specified V_{OL} and V_{OH} values. Values defined by these parameters should be considered the maximum current available to a system implementation which needs to maintain the specified V_{OL} and V_{OH} values for attached components.
(4) f = toggle frequency of the input signal in Hz.
(5) This MIN parameter only applies to input signal functions which are not defined in their respective *Timing and Switching Characteristics* sections. Select the MIN parameter which results in the largest value.

ADVANCE INFORMATION

6.7.7 1P8-LVCMOS Electrical Characteristics

over recommended operating conditions (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
V_{IL}	Input Low Voltage				0.35 × VDD[1]	V
V_{ILSS}	Input Low Voltage Steady State				0.35 × VDD[1]	V
V_{IH}	Input High Voltage		0.65 × VDD[1]			V
V_{IHSS}	Input High Voltage Steady State		0.65 × VDD[1]			V
V_{HYS}	Input Hysteresis Voltage		150			mV
I_{IN}	Input Leakage Current.	V_I = 1.8V or V_I = 0.0V			±10	µA
R_{PU}	Pull-up Resistor		10	20	30	kΩ
R_{PD}	Pull-down Resistor		10	20	30	kΩ
V_{OL}	Output Low Voltage				0.45	V
V_{OH}	Output High Voltage		VDD[1] - 0.45			V
I_{OL} [2]	Low Level Output Current	$V_{OL(MAX)}$	8			mA
I_{OH} [2]	High Level Output Current	$V_{OH(MIN)}$	8			mA
SR_I [4]	Input Slew Rate		9f[3] or 1.08E+5			V/s

(1) VDD stands for corresponding power supply. For more information on the power supply name and the corresponding ball(s), see POWER column of the *Pin Attributes* table.
(2) The I_{OL} and I_{OH} parameters define the minimum Low Level Output Current and High Level Output Current for which the device is able to maintain the specified V_{OL} and V_{OH} values. Values defined by these parameters should be considered the maximum current available to a system implementation which needs to maintain the specified V_{OL} and V_{OH} values for attached components.
(3) f = toggle frequency of the input signal in Hz.
(4) This MIN parameter only applies to input signal functions which are not defined in their respective *Timing and Switching Characteristics* sections. Select the MIN parameter which results in the largest value.

ADVANCE INFORMATION

6.7.8 RTC-LVCMOS Electrical Characteristics

over recommended operating conditions (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
V_{IL}	Input Low Voltage				0.35 × VDD(1)	V
V_{ILSS}	Input Low Voltage Steady State				0.35 × VDD(1)	V
V_{IH}	Input High Voltage		0.65 × VDD(1)			V
V_{IHSS}	Input High Voltage Steady State		0.65 × VDD(1)			V
V_{HYS}	Input Hysteresis Voltage		200			mV
I_{IN}	Input Leakage Current.	V_I = 1.8V or V_I = 0.0V			±50	nA
V_{OL}	Output Low Voltage				0.45	V
V_{OH}	Output High Voltage		VDD(1) - 0.45			V
I_{OL} (2)	Low Level Output Current	$V_{OL(MAX)}$	2			mA
I_{OH} (2)	High Level Output Current	$V_{OH(MIN)}$	2			mA
SR_I (3)	Input Slew Rate		1.8E6			V/s

(1) VDD stands for corresponding power supply. For more information on the power supply name and the corresponding ball(s), see POWER column of the *Pin Attributes* table.

(2) The I_{OL} and I_{OH} parameters define the minimum Low Level Output Current and High Level Output Current for which the device is able to maintain the specified V_{OL} and V_{OH} values. Values defined by these parameters should be considered the maximum current available to a system implementation which needs to maintain the specified V_{OL} and V_{OH} values for attached components.

(3) This MIN parameter only applies to input signal functions which are not defined in their respective *Timing and Switching Characteristics* sections.

ADVANCE INFORMATION

6.7.9 ADC Electrical Characteristics

over recommended operating conditions (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
Resolution	Actual Number of Bits			12		Bits
ENOB	Effective Number of Bits			≅ 10		Bits
V_{ADC0_VREFP} (1)	Positive Reference Voltage			VDDA_ADC0 (2)		V
V_{ADC0_VREFN} (1)	Negative Reference Voltage			VSS		V
$V_{ADC\_AIN[3:0]}$	Analog Input Voltage, ADC_AIN[3:0], Full-scale		VSS		VDDA_ADC0 (2)	V
DNL	Differential Non-Linearity		> -1		+4	LSB
INL	Integral Non-Linearity		-4		+4	LSB
$LSB_{GAIN-ERROR}$	Gain Error			±10		LSB
$LSB_{OFFSET-ERROR}$	Offset Error			±5		LSB
SINAD	Signal-to-Noise and Distortion Ratio	Input Signal: 200kHz sine wave at –0.5dB Full Scale		60		dB
$Z_{ADC\_AIN[0:7]}$	Analog Input Impedance, ADC0_AIN[7:0]			(3)		Ω
I_{IN}	Input Leakage			±10		µA
C_{SMPL}	Sampling Capacitance			5.5		pF
Sampling Dynamics						
F_{SMPL_CLK}	ADC0 SMPL_CLK Frequency			60		MHz
t_C	Conversion Time			13		ADC0 SMPL_CLK Cycles
t_{ACQ}	Acquisition Time		2		257	ADC0 SMPL_CLK Cycles
T_R	Sampling Rate	ADC0 SMPL_CLK = 60MHz			4	MSPS

(1) ADC0_REFP and ADC0_REFN are directly connected to VDDA_ADC0 and VSS inside the SoC. References to ADC0_REFP and ADC0_REFN in this table must be considered as VDDA_ADC0 or VSS.
(2) Valid voltage range for VDDA_ADC0 is defined in Section 6.4
(3) The ADC0_AIN pins are connected to an internal sampling capacitor for a user configurable acquisition time and acquisition frequency. The input impedance of the ADC0_AIN pins is a function of the sampling capacitance along with user configurable acquisition time and acquisition frequency. The designer must understand the time required for the source impedance of each ADC0_AIN pin to charge the internal sampling capacitor. The acquisition time must be set long enough for the internal sampling capacitor to settle to greater than 14bits of accuracy.

6.7.10 DSI (D-PHY) Electrical Characteristics

Note

DSITX0 is compliant with MIPI DPHY v1.2 dated August 1, 2014, including ECNs and Errata as applicable.

6.7.11 USB2PHY Electrical Characteristics

Note

The USB0 and USB1 interfaces are compliant with Universal Serial Bus Revision 2.0 Specification dated April 27, 2000 including ECNs and Errata as applicable.

6.7.12 DDR Electrical Characteristics

Note

The DDR interface is compatible with DDR4 devices that are **JESD79-4B standard-compliant**, and LPDDR4 devices that are **JESD209-4B standard-compliant**

6.8 VPP Specifications for One-Time Programmable (OTP) eFuses

This section specifies the operating conditions required for programming the OTP eFuses .

6.8.1 Recommended Operating Conditions for OTP eFuse Programming

over operating junction temperature range (unless otherwise noted)

PARAMETER	DESCRIPTION	MIN	NOM	MAX	UNIT
VDD_CORE	Supply voltage range for the core domain during OTP operation; OPP NOM (BOOT)		See Section 6.4		V
VPP	Supply voltage range for the eFuse ROM domain during normal operation without hardware support to program eFuse ROM		NC(1)		V
	Supply voltage range for the eFuse ROM domain during normal operation with hardware support to program eFuse ROM		0		V
	Supply voltage range for the eFuse ROM domain during OTP programming(2)	1.71	1.8	1.89	V
$I_{(VPP)}$	VPP current			400	mA
$SR_{(VPP)}$	VPP Power-up Slew Rate			6E + 4	V/s
Tj	Operating junction temperature range while programming eFuse ROM.	0	25	85	°C

(1) NC indicates No Connect.
(2) Supply voltage range includes DC errors and peak-to-peak noise.

6.8.2 Hardware Requirements

The following hardware requirements must be met when programming keys in the OTP eFuses:

- The VPP power supply must be disabled when not programming OTP registers.
- The VPP power supply must be ramped up after the proper device power-up sequence (for more details, see Section 6.11.2.2, *Power Supply Sequencing*).

6.8.3 Programming Sequence

Programming sequence for OTP eFuses:

- Power on the board per the power-up sequencing. No voltage should be applied on the VPP terminal during power up and normal operation.
- Load the OTP write software required to program the eFuse (contact your local TI representative for the OTP software package).
- Apply the voltage on the VPP terminal according to the specification in Section 6.8.1.
- Run the software that programs the OTP registers.
- After validating the content of the OTP registers, remove the voltage from the VPP terminal.

6.8.4 Impact to Your Hardware Warranty

You accept that e-Fusing the TI Devices with security keys permanently alters them. You acknowledge that the e-Fuse can fail, for example, due to incorrect or aborted program sequence or if you omit a sequence step. Further the TI Device may fail to secure boot if the error code correction check fails for the Production Keys or if the image is not signed and optionally encrypted with the current active Production Keys. These types of situations will render the TI Device inoperable and TI will be unable to confirm whether the TI Devices conformed to their specifications prior to the attempted e-Fuse. CONSEQUENTLY, TI WILL HAVE NO LIABILITY (WARRANTY OR OTHERWISE) FOR ANY TI DEVICES THAT HAVE BEEN e-FUSED WITH SECURITY KEYS.

6.9 Thermal Resistance Characteristics

This section provides the thermal resistance characteristics used on this device.

For reliability and operability concerns, the maximum junction temperature of the device has to be at or below the T_J value identified in Section 6.4, *Recommended Operating Conditions*.

6.9.1 Thermal Resistance Characteristics for ANB Package

It is recommended to perform thermal simulations at the system level with the worst case device power consumption.

NO.	PARAMETER	DESCRIPTION	ANB PACKAGE °C/W(1) (2)	AIR FLOW (m/s)(3)
T1	$R\Theta_{JC}$	Junction-to-case	5.2	N/A
T2	$R\Theta_{JB}$	Junction-to-board	9.4	N/A
T3	$R\Theta_{JA}$	Junction-to-free air	22.2	0
T4		Junction-to-moving air	17.4	1
T5			16.3	2
T6			15.6	3
T7	Ψ_{JT}	Junction-to-package top	0.09	0
T8			0.18	1
T9			0.24	2
T10			0.28	3
T11	Ψ_{JB}	Junction-to-board	9.3	0
T12			8.8	1
T13			8.6	2
T14			8.5	3

(1) °C/W = degrees Celsius per watt.
(2) These values are based on a JEDEC defined 2S2P system (with the exception of the Theta JC [RΘJC] value, which is based on a JEDEC defined 1S0P system) and will change based on environment as well as application. For more information, see these EIA/JEDEC standards:
- JESD51-2, *Integrated Circuits Thermal Test Method Environment Conditions - Natural Convection (Still Air)*
- JESD51-3, *Low Effective Thermal Conductivity Test Board for Leaded Surface Mount Packages*
- JESD51-6, *Integrated Circuit Thermal Test Method Environmental Conditions - Forced Convection (Moving Air)*
- JESD51-7, *High Effective Thermal Conductivity Test Board for Leaded Surface Mount Packages*
- JESD51-9, *Test Boards for Area Array Surface Mount Packages*

(3) m/s = meters per second.

6.10 Temperature Sensor Characteristics

This section summarizes the Voltage and Temperature Module (VTM) on die temperature sensor characteristics.

For operation and reliability concerns, the maximum junction temperature of the device must be equal to or less than the T_J value identified in *Recommended Operating Conditions*.

Table 6-3. VTM Die Temperature Sensor Characteristics

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
T_{acc}	VTM temperature sensor accuracy	–40°C to 125°C	–5		5	°C

ADVANCE INFORMATION

6.11 Timing and Switching Characteristics

Note

The Timing Requirements and Switching Characteristics values may change following the silicon characterization result.

Note

The default SLEWRATE settings in each pad configuration register must be used to ensure timings, unless specific instructions are given otherwise.

6.11.1 Timing Parameters and Information

The timing parameter symbols used in Section 6.11, *Timing and Switching Characteristics* are created in accordance with JEDEC Standard 100. To shorten the symbols, some pin names and other related terminologies have been abbreviated in Table 6-4:

Table 6-4. Timing Parameters Subscripts

SYMBOL	PARAMETER
c	Cycle time (period)
d	Delay time
dis	Disable time
en	Enable time
h	Hold time
su	Setup time
START	Start bit
t	Transition time
v	Valid time
w	Pulse duration (width)
X	Unknown, changing, or don't care level
F	Fall time
H	High
L	Low
R	Rise time
V	Valid
IV	Invalid
AE	Active Edge
FE	First Edge
LE	Last Edge
Z	High impedance

6.11.2 Power Supply Requirements

This section describes the power supply requirements to ensure proper device operation.

Note

All power balls must be supplied with the voltages specified in the *Recommended Operating Conditions* section, unless otherwise specified in *Signal Descriptions* and *Pin Connectivity Requirements*.

6.11.2.1 Power Supply Slew Rate Requirement

To maintain the safe operating range of the internal ESD protection devices, TI recommends limiting the maximum slew rate of supplies to be less than 18mV/µs. For instance, as shown in Figure 6-2, TI recommends having the supply ramp slew for a 1.8V supply of more than 100µs.

Figure 6-2 describes the Power Supply Slew Rate Requirement in the device.



Figure 6-2. Power Supply Slew and Slew Rate

ADVANCE INFORMATION

6.11.2.2 Power Supply Sequencing

This section describes power sequence requirements using power sequence diagrams and associated notes. Each power sequence diagram demonstrates the sequential order expected for each device power rail. This is done by assigning each device power rail to one or more waveform. A dual-voltage power rail may be associated with more than one waveform and the associated note will describe which waveform is applicable. Each waveform defines a transition region for the associated power rails and shows its sequential relationship to the transition regions of other power rails. The notes associated with the power sequence diagram provides further detail of these requirements. See the *Power-up Sequence* section for details on power-up requirements, and the *Power-down Sequence* section for details on power-down requirements.

Two types of power supply transition regions are used to simplify the power supply sequencing diagrams. The legends shown in Figure 6-3 and Figure 6-4 along with their descriptions are provided to clarify what each transition regions represents.

Figure 6-3 defines a transition region with multiple power rails which may be sourced from multiple power supplies or a single power supply. Transitions shown within the transition region represent a use case where multiple power supplies are used to source power rails associated with this waveform, and these power supplies are allowed to ramp at different times within the region since they do not have any specific sequence requirement relative to each other.



Figure 6-3. Multiple Power Supply Transition Legend

Figure 6-4 defines a transition region with one or more power rails which must be sourced from a single common power supply. No transitions are shown within the region to represent a single ramp within the transition region.



Figure 6-4. Single Common Power Supply Transition Legend

6.11.2.2.1 No Low-Power Mode Sequencing

Table 6-5, Figure 6-5, and Figure 6-6 define device power sequencing requirements when there is no plans to use RTC Only low-power mode or RTC + IO + DDR low-power mode.

Table 6-5. No Low-Power Mode Sequencing – Supply / Signal Assignments

See: Figure 6-5 and Figure 6-6

WAVEFORM	SUPPLY / SIGNAL NAME
A	System power
B	VDDSHV0(1), VDDSHV1(1), VDDA_3P3_SDIO, VDDA_3P3_USB
C	VDDSHV0(2), VDDSHV1,(2), VDDS_OSC0, VDDS_RTC, VDDA_PLL0, VDDA_PLL1, VDDS_WKUP, VDDS0, VDDS1, VDDA_ADC, VDDA_1P8_DSI, VDDA_1P8_USB
D	VDDSHV2(3), VDDSHV3(3), VDDSHV4(3)
E	VDDS_DDR(4)
F	VDD_CORE, VDDA_CORE_DSI(5), VDDA_CORE_DSI_CLK(5), VDDA_CORE_USB(5), VDDA_DDR_PLL0(5), VDD_RTC
G	WKUP_OSC0_XI, WKUP_OSC0_XO
H	PORz

(1) VDDSHV0 and VDDSHV1 are dual voltage IO supplies which can be operated at 1.8V or 3.3V depending on the application requirements. When any of the VDDSHVx [x=0-1] IO supplies are operating at 3.3V, they shall be ramped up with other 3.3V supplies during the 3.3V ramp period defined by this waveform.
(2) VDDSHV0 and VDDSHV1 are dual voltage IO supplies which can be operated at 1.8V or 3.3V depending on the application requirements. When any of the VDDSHVx [x=0-1] IO supplies are operating at 1.8V, they shall be ramped up with other 1.8V supplies during the 1.8V ramp period defined by this waveform.
(3) VDDSHV2, VDDSHV3, and VDDSHV4 were designed to support power-up, power-down, or dynamic voltage change without any dependency on other power rails. This capability is required to support UHS-I SD Cards.
(4) VDDS_DDR does not have any specific power sequence requirement, but the JEDEC standard for DDR devices requires the potential applied to its V_{DD1} power rail to always be greater than the potential applied to its V_{DD2} power rail during the power-up and power-down sequences.
(5) VDDA_CORE_DSI, VDDA_CORE_DSI_CLK, VDDA_CORE_USB, VDDA_DDR_PLL0, and VDD_RTC shall be sourced from the same power source as VDD_CORE. Care should be taken to ensure that voltage differential between VDD_CORE and VDDA_CORE_USB is within +/- 1%.

ADVANCE INFORMATION



Figure 6-5. No Low-Power Mode Power-Up Sequencing



Figure 6-6. No Low-Power Mode Power-Down Sequencing

6.11.2.2.2 RTC Only Low-Power Mode Sequencing

Table 6-6, Figure 6-7, Figure 6-8, and Figure 6-9 define device power requirements when using RTC Only low-power mode.

Table 6-6. RTC Only Low-Power Mode Sequencing – Supply / Signal Assignments

See: Figure 6-7, Figure 6-8, and Figure 6-9

WAVEFORM	SUPPLY / SIGNAL NAME
A	System power
B	VDDS_RTC(1)
C	VDD_RTC(2)
D	PMIC_LPM_EN0(3)
E	RTC_PORz(4)
F	VDDSHV0(5), VDDSHV1(5), VDDA_3P3_SDIO, VDDA_3P3_USB
G	VDDSHV0(6), VDDSHV1(6), VDDS_OSC0, VDDA_PLL0, VDDA_PLL1, VDDS_WKUP, VDDS0, VDDS1, VDDA_ADC, VDDA_1P8_DSI, VDDA_1P8_USB
H	VDDSHV2(7), VDDSHV3(7), VDDSHV4(7)
I	VDDS_DDR(8)
J	VDD_CORE(9), VDDA_CORE_DSI(10), VDDA_CORE_DSI_CLK(10), VDDA_CORE_USB(10), VDDA_DDR_PLL0(10)
K	WKUP_OSC0_XI, WKUP_OSC0_XO
L	PORz

(1) VDDS_RTC must be sourced from an always on power source when using RTC Only low-power mode.
(2) VDD_RTC must be sourced from an always on power source when using RTC Only low-power mode.
(3) PMIC_LPM_EN0 is pulled high with a weak internal pull-up while RTC_PORz is asserted. The weak internal pull-up is turned off and PMIC_LPM_EN0 is driven high on the rising edge of RTC_PORz. The RTC module can be configured to drive PMIC_LPM_EN0 low to enter RTC Only low-power mode and drive PMIC_LPM_EN0 high to exit RTC Only low-power mode, such that PMIC_LPM_EN0 can be used to cycle power on/off to all non-RTC power rails.
(4) RTC_PORz can be released once the VDDS_RTC and VDD_RTC power rails are valid.
(5) VDDSHV0 and VDDSHV1 are dual voltage IO supplies which can be operated at 1.8V or 3.3V depending on the application requirements. When any of the VDDSHVx [x=0-1] IO supplies are operating at 3.3V, they shall be ramped down with other 3.3V supplies during the 3.3V ramp period defined by this waveform.
(6) VDDSHV0 and VDDSHV1 are dual voltage IO supplies which can be operated at 1.8V or 3.3V depending on the application requirements. When any of the VDDSHVx [x=0-1] IO supplies are operating at 1.8V, they shall be ramped down with other 1.8V supplies during the 1.8V ramp period defined by this waveform.
(7) VDDSHV2, VDDSHV3, and VDDSHV4 were designed to support power-up, power-down, or dynamic voltage change without any dependency on other power rails. This capability is required to support UHS-I SD Cards.
(8) VDDS_DDR does not have any specific power sequence requirement, but the JEDEC standard for DDR devices requires the potential applied to its V_{DD1} power rail to always be greater than the potential applied to its V_{DD2} power rail during the power-up and power-down sequences.
(9) The potential applied to VDD_CORE must never be greater than the potential applied to VDD_RTC + 0.18V during power-up or power-down. This requires VDD_RTC to ramp up before and ramp down after VDD_CORE.
(10) VDDA_CORE_DSI, VDDA_CORE_DSI_CLK, VDDA_CORE_USB, and VDDA_DDR_PLL0 shall be sourced from the same power source as VDD_CORE. Care should be taken to ensure that voltage differential between VDD_CORE and VDDA_CORE_USB is within +/- 1%.



Figure 6-7. RTC Only Low-Power Mode Power-Up Sequencing

ADVANCE INFORMATION



Figure 6-8. RTC Only Low-Power Mode Enter/Exit Sequencing



Figure 6-9. RTC Only Low-Power Mode Power-Down Sequencing

6.11.2.2.3 RTC + IO + DDR Low-Power Mode Sequencing

Table 6-7, Figure 6-10, Figure 6-11, and Figure 6-12 define device power requirements when using RTC + IO + DDR low-power mode.

Table 6-7. RTC + IO + DDR Low-Power Mode Sequencing – Supply / Signal Assignments

See: Figure 6-10, Figure 6-11, and Figure 6-12

WAVEFORM	SUPPLY / SIGNAL NAME
A	System power
B	VDDSHV0(1), VDDSHV1(1), VDDA_3P3_SDIO, VDDA_3P3_USB
C	VDDSHV0(2), VDDSHV1(2), VDDS_OSC0(3), VDDA_PLL0(3), VDDA_PLL1(3), VDDS_WKUP, VDDS0, VDDS1, VDDA_ADC(3), VDDA_1P8_DSI(3), VDDA_1P8_USB(3), VDDS_RTC(4)
D	VDDSHV2(5), VDDSHV3(5), VDDSHV4(5)
E	VDD_RTC(6)
F	RTC_PORz(7)
G	VDDS_DDR(8)
H	VDD_CORE(9), VDDA_CORE_DSI(10), VDDA_CORE_DSI_CLK(10), VDDA_CORE_USB(10), VDDA_DDR_PLL0(10)
I	WKUP_OSC0_XI, WKUP_OSC0_XO
J	PORz
K	PMIC_LPM_EN0(11)

(1) VDDSHV0 and VDDSHV1 are dual voltage IO supplies which can be operated at 1.8V or 3.3V depending on the application requirements. When any of the VDDSHVx [x=0-1] IO supplies are operating at 3.3V, they shall be ramped down with other 3.3V supplies during the 3.3V ramp period defined by this waveform.
(2) VDDSHV0 and VDDSHV1 are dual voltage IO supplies which can be operated at 1.8V or 3.3V depending on the application requirements. When any of the VDDSHVx [x=0-1] IO supplies are operating at 1.8V, they shall be ramped down with other 1.8V supplies during the 1.8V ramp period defined by this waveform.
(3) VDDS_OSC0, VDDA_PLL0, VDDA_PLL1, VDDA_ADC, VDDA_1P8_DSI, and VDDA_1P8_USB may be powered off when entering RTC + IO + DDR low-power mode to conserve power.
(4) VDDS_RTC must be sourced from an always on power source when using RTC + IO + DDR low-power mode.
(5) VDDSHV2, VDDSHV3, and VDDSHV4 were designed to support power-up, power-down, or dynamic voltage change without any dependency on other power rails. This capability is required to support UHS-I SD Cards.
(6) VDD_RTC must be sourced from an always on power source when using RTC + IO + DDR low-power mode.
(7) RTC_PORz can be released once the VDDS_RTC and VDD_RTC power rails are valid.
(8) VDDS_DDR does not have any specific power sequence requirement, but the JEDEC standard for DDR devices requires the potential applied to its V_{DD1} power rail to always be greater than the potential applied to its V_{DD2} power rail during the power-up and power-down sequences.
(9) The potential applied to VDD_CORE must never be greater than the potential applied to VDD_RTC + 0.18V during power-up or power-down. This requires VDD_RTC to ramp up before and ramp down after VDD_CORE.
(10) VDDA_CORE_DSI, VDDA_CORE_DSI_CLK, VDDA_CORE_USB, and VDDA_DDR_PLL0 shall be sourced from the same power source as VDD_CORE. Care should be taken to ensure that voltage differential between VDD_CORE and VDDA_CORE_USB is within +/- 1%.
(11) PMIC_LPM_EN0 is pulled high with a weak internal pull-up while RTC_PORz is asserted. The weak internal pull-up is turned off and PMIC_LPM_EN0 is driven high on the rising edge of RTC_PORz. The RTC module can be configured to drive PMIC_LPM_EN0 low to enter RTC + IO + DDR low-power mode and drive PMIC_LPM_EN0 high to exit RTC + IO + DDR low-power mode, such that PMIC_LPM_EN0 can be used to cycle power on/off to VDD_CORE and all 1.8V analog power rails.



Figure 6-10. RTC + IO + DDR Low-Power Mode Power-Up Sequencing



Figure 6-11. RTC + IO + DDR Low-Power Mode Enter/Exit Sequencing



Figure 6-12. RTC + IO + DDR Low-Power Mode Power-Down Sequencing

6.11.3 System Timing

For more details about features and additional description information on the subsystem multiplexing signals, see the corresponding subsections within *Signal Descriptions* and *Detailed Description* sections.

6.11.3.1 Reset Timing

Tables and figures provided in this section define timing conditions, timing requirements, and switching characteristics for reset related signals.

Table 6-8. Reset Timing Conditions

PARAMETER			MIN	MAX	UNIT
INPUT CONDITIONS					
SR_I	Input slew rate	VDD(1) = 1.8V	0.0018		V/ns
		VDD(1) = 3.3V	0.0033		V/ns
OUTPUT CONDITIONS					
C_L	Output load capacitance			30	pF

(1) VDD stands for corresponding power supply. For more information on the power supply name and the corresponding ball(s), see POWER column of the *Pin Attributes* table.

Table 6-9. PORz Timing Requirements

see Figure 6-13

NO.	PARAMETER		MIN	MAX	UNIT
RST1	$t_{h(SUPPLIES\_VALID - PORz)}$	Hold time, PORz active (low) at Power-up after supplies valid (using external crystal circuit)	9500000		ns
RST2		Hold time, PORz active (low) at Power-up after supplies valid and external clock stable (using external LVCMOS clock source)	1200		ns
RST3	$t_{w(PORzL)}$	Pulse Width, PORz low after Power-up (without removal of Power or system reference clock WKUP_OSC0_XI/XO)	1200		ns



Figure 6-13. PORz Timing Requirements

Table 6-10. RESETSTATz Switching Characteristics

see Figure 6-14

NO.	PARAMETER		MIN	MAX	UNIT
RST6	$t_{d(PORzL-RESETSTATzL)}$	Delay time, PORz active (low) to RESETSTATz active (low)	0		ns
RST7	$t_{d(PORzH-RESETSTATzH)}$	Delay time, PORz inactive (high) to RESETSTATz inactive (high)	9195*S(1)		ns
RST9	$t_{w(RESETSTATzL)}$	Pulse Width, RESETSTATz low (SW_WARMRST)	4040*S(1)		ns

(1) S = WKUP_OSC0_XI/XO clock period in ns.



Figure 6-14. RESETSTATz Switching Characteristics

Table 6-11. EMUx Timing Requirements

see Figure 6-15

NO.	PARAMETER		MIN	MAX	UNIT
RST18	$t_{su(EMUx-PORz)}$	Setup time, EMU[1:0] before PORz inactive (high)	3*S(1)		ns
RST19	$t_{h(PORz - EMUx)}$	Hold time, EMU[1:0] after PORz inactive (high)	10		ns

(1) S = WKUP_OSC0_XI/XO clock period in ns.



Figure 6-15. EMUx Timing Requirements

ADVANCE INFORMATION

Table 6-12. BOOTMODE Timing Requirements

see Figure 6-16

NO.	PARAMETER		MIN	MAX	UNIT
RST23	$t_{su(BOOTMODE-PORz)}$	Setup time, BOOTMODE[15:00] valid before PORz high	3*S(1)		ns
RST24	$t_{h(PORz - BOOTMODE)}$	Hold time, BOOTMODE[15:00] valid after PORz high	0		ns

(1) S = WKUP_OSC0_XI/XO clock period in ns.



Figure 6-16. BOOTMODE Timing Requirements

ADVANCE INFORMATION

6.11.3.2 Clock Timing

Tables and figures provided in this section define timing conditions, timing requirements, and switching characteristics for clock signals.

Table 6-13. Clock Timing Conditions

PARAMETER			MIN	MAX	UNIT
INPUT CONDITIONS					
SR_I	Input slew rate		0.5		V/ns
OUTPUT CONDITIONS					
C_L	Output load capacitance	5ns ≤ t_c < 8ns		5	pF
		8ns ≤ t_c < 20ns		10	pF
		20ns ≤ t_c		30	pF

Table 6-14. Clock Timing Requirements

see Figure 6-17

NO.			MIN	MAX	UNIT
CLK1	$t_{c(EXT\_REFCLK1)}$	Cycle time minimum, EXT_REFCLK1	10		ns
CLK2	$t_{w(EXT\_REFCLK1H)}$	Pulse Duration, EXT_REFCLK1 high	E*0.45(1)	E*0.55(1)	ns
CLK3	$t_{w(EXT\_REFCLK1L)}$	Pulse Duration, EXT_REFCLK1 low	E*0.45(1)	E*0.55(1)	ns
CLK1	$t_{c(WKUP\_EXT\_REFCLK0)}$	Cycle time minimum, WKUP_EXT_REFCLK0	10		ns
CLK2	$t_{w(WKUP\_EXT\_REFCLK0H)}$	Pulse Duration, WKUP_EXT_REFCLK0 high	F*0.45(2)	F*0.55(2)	ns
CLK3	$t_{w(WKUP\_EXT\_REFCLK0L)}$	Pulse Duration, WKUP_EXT_REFCLK0 low	F*0.45(2)	F*0.55(2)	ns
CLK1	$t_{c(AUDIO\_EXT\_REFCLK0)}$	Cycle time minimum, AUDIO_EXT_REFCLK0	20		ns
CLK2	$t_{w(AUDIO\_EXT\_REFCLK0H)}$	Pulse Duration, AUDIO_EXT_REFCLK0 high	G*0.45(3)	G*0.55(3)	ns
CLK3	$t_{w(AUDIO\_EXT\_REFCLK0L)}$	Pulse Duration, AUDIO_EXT_REFCLK0 low	G*0.45(3)	G*0.55(3)	ns
CLK1	$t_{c(AUDIO\_EXT\_REFCLK1)}$	Cycle time minimum, AUDIO_EXT_REFCLK1	20		ns
CLK2	$t_{w(AUDIO\_EXT\_REFCLK1H)}$	Pulse Duration, AUDIO_EXT_REFCLK1 high	H*0.45(4)	H*0.55(4)	ns
CLK3	$t_{w(AUDIO\_EXT\_REFCLK1L)}$	Pulse Duration, AUDIO_EXT_REFCLK1 low	H*0.45(4)	H*0.55(4)	ns

(1) E = EXT_REFCLK1 cycle time in ns.
(2) F = WKUP_EXT_REFCLK0 cycle time in ns.
(3) G = AUDIO_EXT_REFCLK0 cycle time in ns.
(4) H = AUDIO_EXT_REFCLK1 cycle time in ns.



Figure 6-17. Clock Timing Requirements

ADVANCE INFORMATION

Table 6-15. Clock Switching Characteristics

see Figure 6-18

NO.	PARAMETER		MIN	MAX	UNIT
CLK4	$t_{c(OBSCLK0)}$	Cycle time minimum, OBSCLK0	5		ns
CLK5	$t_{w(OBSCLK0H)}$	Pulse Duration, OBSCLK0 high	B*0.45(1)	B*0.55(1)	ns
CLK6	$t_{w(OBSCLK0L)}$	Pulse Duration, OBSCLK0 low	B*0.45(1)	B*0.55(1)	ns
CLK4	$t_{c(OBSCLK1)}$	Cycle time minimum, OBSCLK1	5		ns
CLK5	$t_{w(OBSCLK1H)}$	Pulse Duration, OBSCLK1 high	F*0.45(2)	F*0.55(2)	ns
CLK6	$t_{w(OBSCLK1L)}$	Pulse Duration, OBSCLK1 low	F*0.45(2)	F*0.55(2)	ns
CLK4	$t_{c(CLKOUT0)}$	Cycle time minimum, CLKOUT0	20		ns
CLK5	$t_{w(CLKOUT0H)}$	Pulse Duration, CLKOUT0 high	C*0.4(3)	C*0.6(3)	ns
CLK6	$t_{w(CLKOUT0L)}$	Pulse Duration, CLKOUT0 low	C*0.4(3)	C*0.6(3)	ns
CLK4	$t_{c(WKUP\_SYSCLKOUT0)}$	Cycle time minimum, WKUP_SYSCLKOUT0	10		ns
CLK5	$t_{w(WKUP\_SYSCLKOUT0H)}$	Pulse Duration, WKUP_SYSCLKOUT0 high	E*0.4(4)	E*0.6(4)	ns
CLK6	$t_{w(WKUP\_SYSCLKOUT0L)}$	Pulse Duration, WKUP_SYSCLKOUT0 low	E*0.4(4)	E*0.6(4)	ns
CLK4	$t_{c(WKUP\_OBSCLK0)}$	Cycle time minimum, WKUP_OBSCLK0	5		ns
CLK5	$t_{w(WKUP\_OBSCLK0H)}$	Pulse Duration, WKUP_OBSCLK0 high	D*0.45(5)	D*0.55(5)	ns
CLK6	$t_{w(WKUP\_OBSCLK0L)}$	Pulse Duration, WKUP_OBSCLK0 low	D*0.45(5)	D*0.55(5)	ns
CLK4	$t_{c(WKUP\_CLKOUT0)}$	Cycle time minimum, WKUP_CLKOUT0	5		ns
CLK5	$t_{w(WKUP\_CLKOUT0H)}$	Pulse Duration, WKUP_CLKOUT0 high	W*0.4(6)	W*0.6(6)	ns
CLK6	$t_{w(WKUP\_CLKOUT0L)}$	Pulse Duration, WKUP_CLKOUT0 low	W*0.4(6)	W*0.6(6)	ns
CLK4	$t_{c(AUDIO\_EXT\_REFCLK0\ )}$	Cycle time minimum, AUDIO_EXT_REFCLK0 (McASP Clock Source)	20		ns
		Cycle time minimum, AUDIO_EXT_REFCLK0 (PLL Clock Source)	10		ns
CLK5	$t_{w(AUDIO\_EXT\_REFCLK0\ H)}$	Pulse Duration, AUDIO_EXT_REFCLK0 high	G*0.4(7)	G*0.6(7)	ns
CLK6	$t_{w(AUDIO\_EXT\_REFCLK0\ L)}$	Pulse Duration, AUDIO_EXT_REFCLK0 low	G*0.4(7)	G*0.6(7)	ns
CLK4	$t_{c(AUDIO\_EXT\_REFCLK1\ )}$	Cycle time minimum, AUDIO_EXT_REFCLK1 (McASP Clock Source)	20		ns
		Cycle time minimum, AUDIO_EXT_REFCLK1 (PLL Clock Source)	10		ns
CLK5	$t_{w(AUDIO\_EXT\_REFCLK1\ H)}$	Pulse Duration, AUDIO_EXT_REFCLK1 high	J*0.4(8)	J*0.6(8)	ns
CLK6	$t_{w(AUDIO\_EXT\_REFCLK1\ L)}$	Pulse Duration, AUDIO_EXT_REFCLK1 low	J*0.4(8)	J*0.6(8)	ns

(1) B = OBSCLK0 cycle time in ns.
(2) F = OBSCLK1 cycle time in ns.
(3) C = CLKOUT0 cycle time in ns.
(4) E = WKUP_SYSCLKOUT0 cycle time in ns.
(5) D = WKUP_OBSCLK0 cycle time in ns.
(6) W = WKUP_CLKOUT0 cycle time in ns.
(7) G = AUDIO_EXT_REFCLK0 cycle time in ns.
(8) J = AUDIO_EXT_REFCLK1 cycle time in ns.



Figure 6-18. Clock Switching Characteristics

6.11.4 Clock Specifications

6.11.4.1 Input Clocks / Oscillators

Various external clock inputs/outputs are needed to drive the device. Summary of these input clock signals is as follows:

- WKUP_OSC0_XO/WKUP_OSC0_XI — external main crystal interface pins connected to the internal high-frequency oscillator (WKUP_HFOSC0), which is the default clock source for internal reference clock HFOSC0_CLKOUT.
- LFOSC0_XO/LFOSC0_XI — external crystal interface pins connected to internal low-frequency oscillator (LFOSC0), which sources optional 32768Hz reference clock.
- General purpose clock inputs
  - WKUP_EXT_REFCLK0 — optional external system clock.
  - EXT_REFCLK1 — optional external system clock.
- External CPTS reference clock input
  - CP_GEMAC_CPTS0_RFT_CLK — optional reference clock input for CPTS_RFT_CLK.
- External audio reference clock inputs/outputs
  - AUDIO_EXT_REFCLK[1:0] — optional McASP high-frequency input clocks when configured to operate as an input.

For more information about Input clock interfaces, see *Clocking* section in *Device Configuration* chapter in the device TRM.

6.11.4.1.1 WKUP_OSC0 Internal Oscillator Clock Source

Figure 6-19 shows the recommended crystal circuit. All discrete components used to implement the oscillator circuit must be placed as close as possible to the WKUP_OSC0_XI and WKUP_OSC0_XO pins.



Figure 6-19. WKUP_OSC0 Crystal Implementation

The crystal must be in the fundamental mode of operation and parallel resonant. Table 6-16 summarizes the required electrical constraints.

Table 6-16. WKUP_OSC0 Crystal Circuit Requirements

PARAMETER				MIN	TYP	MAX	UNIT
F_{xtal}	Crystal Parallel Resonance Frequency				25		MHz
F_{xtal}	Crystal Frequency Stability and Tolerance		Ethernet RGMII and RMII not used			±100	ppm
			Ethernet RGMII and RMII using derived clock			±50	
$C_{L1+PCBXI}$	Capacitance of C_{L1} + C_{PCBXI}			12		24	pF
$C_{L2+PCBXO}$	Capacitance of C_{L2} + C_{PCBXO}			12		24	pF
C_L	Crystal Load Capacitance			6		12	pF
C_{shunt}	Crystal Circuit Shunt Capacitance	ESR_{xtal} = 30Ω	25MHz			7	pF
		ESR_{xtal} = 40Ω	25MHz			5	pF
		ESR_{xtal} = 50Ω	25MHz			5	pF
ESR_{xtal}	Crystal Effective Series Resistance					(1)	Ω

(1) The maximum ESR of the crystal is a function of the crystal frequency and shunt capacitance. See the C_{shunt} parameter.

When selecting a crystal, the system design must consider temperature and aging characteristics of the crystal based on worst case environment and expected life expectancy of the system.

Table 6-17 details the switching characteristics of the oscillator.

Table 6-17. WKUP_OSC0 Switching Characteristics - Crystal Mode

PARAMETER		PACKAGE	MIN	TYP	MAX	UNIT
C_{XI}	XI Capacitance	ANB			0.812	pF
		TBD			TBD	pF
C_{XO}	XO Capacitance	ANB			0.848	pF
		TBD			TBD	pF

Table 6-17. WKUP_OSC0 Switching Characteristics - Crystal Mode (continued)

PARAMETER		PACKAGE	MIN	TYP	MAX	UNIT
C_{XIXO}	XI to XO Mutual Capacitance	ANB			0.01	pF
		TBD			TBD	pF
t_s	Start-up Time			4		ms



Figure 6-20. WKUP_OSC0 Start-up Time

6.11.4.1.1.1 Load Capacitance

The crystal circuit must be designed such that it applies the appropriate capacitive load to the crystal, as defined by the crystal manufacturer. The capacitive load, C_L, of this circuit is a combination of discrete capacitors C_{L1}, C_{L2}, and several parasitic contributions. PCB signal traces which connect crystal circuit components to WKUP_OSC0_XI and WKUP_OSC0_XO have parasitic capacitance to ground, C_{PCBXI} and C_{PCBXO}, where the PCB designer should be able to extract parasitic capacitance for each signal trace. The WKUP_OSC0 circuits and device package have combined parasitic capacitance to ground, C_{PCBXI} and C_{PCBXO}, where these parasitic capacitance values are defined in Table 6-17.



Figure 6-21. Load Capacitance

Load capacitors, C_{L1} and C_{L2} in Figure 6-19, should be chosen such that the below equation is satisfied. C_L in the equation is the load specified by the crystal manufacturer.

$$C_L = [(C_{L1} + C_{PCBXI} + C_{XI}) \times (C_{L2} + C_{PCBXO} + C_{XO})] / [(C_{L1} + C_{PCBXI} + C_{XI}) + (C_{L2} + C_{PCBXO} + C_{XO})]$$

ADVANCE INFORMATION

To determine the value of C_{L1} and C_{L2}, multiply the capacitive load value C_L by 2. Using this result, subtract the combined values of C_{PCBXI} + C_{XI} to determine the value of C_{L1} and the combined values of C_{PCBXO} + C_{XO} to determine the value of C_{L2}. For example, if C_L = 10pF, C_{PCBXI} = 2.9pF, C_{XI} = 0.5pF, C_{PCBXO} = 3.7pF, C_{XO} = 0.5pF, the value of C_{L1} = [(2C_L) - (C_{PCBXI} + C_{XI})] = [(2 × 10pF) - 2.9pF - 0.5pF)] = 16.6pF and C_{L2} = [(2C_L) - (C_{PCBXO} + C_{XO})] = [(2 × 10pF) - 3.7pF - 0.5pF)] = 15.8pF

6.11.4.1.1.2 Shunt Capacitance

The crystal circuit must also be designed such that it does not exceed the maximum shunt capacitance for WKUP_OSC0 operating conditions defined in Table 6-16. Shunt capacitance, C_{shunt}, of the crystal circuit is a combination of crystal shunt capacitance and parasitic contributions. PCB signal traces which connect crystal circuit components to WKUP_OSC0 have mutual parasitic capacitance to each other, $C_{PCBXIXO}$, where the PCB designer should be able to extract mutual parasitic capacitance between these signal traces. The device package also has mutual parasitic capacitance, C_{XIXO}, where this mutual parasitic capacitance value is defined in Table 6-17.

PCB routing should be designed to minimize mutual capacitance between XI and XO signal traces. This is typically done by keeping signal traces short and not routing them in close proximity. Mutual capacitance can also be minimized by placing a ground trace between these signals when the layout requires them to be routed in close proximity. It is important to minimize the mutual capacitance on the PCB to provide as much margin as possible when selecting a crystal.



Figure 6-22. Shunt Capacitance

A crystal should be chosen such that the below equation is satisfied. C_O in the equation is the maximum shunt capacitance specified by the crystal manufacturer.

$C_{shunt} \geq C_O + C_{PCBXIXO} + C_{XIXO}$

For example, the equation would be satisfied when the crystal being used is 25MHz with an ESR = 30Ω, $C_{PCBXIXO}$ = 0.04pF, C_{XIXO} = 0.01pF, and shunt capacitance of the crystal is less than or equal to 6.95pF.

6.11.4.1.2 WKUP_OSC0 LVCMOS Digital Clock Source

Figure 6-23 shows the recommended oscillator connections when WKUP_OSC0_XI is connected to a 1.8V LVCMOS square-wave digital clock source.

Note

1. A DC steady-state condition is not allowed on WKUP_OSC0_XI when the oscillator is powered up. This is not allowed because WKUP_OSC0_XI is internally AC coupled to a comparator that can enter an unknown state when DC is applied to the input. Therefore, application software must power down WKUP_OSC0 any time WKUP_OSC0_XI is not toggling between logic states.

2. The LVCMOS clock signal sourcing the WKUP_OSC0_XI input must have monotonic transitions. The clock source should be connected to WKUP_OSC0_XI with a point-to-point connection, via a series termination resistor placed near the clock source. The series termination resistor value should match the clock source output impedance to the transmission line impedance. For example, the series termination resistor value needs to be 20 ohms if the clock source has an output impedance of 30 ohms and the PCB signal trace has a characteristic impedance of 50 ohms. This allows the reflection that returns from the far end of the un-terminated transmission line to be completely absorbed such that is does not introduce any non-monotonic events on the signal.

3. The PCB trace length connecting the LVCMOS clock source to WKUP_OSC0_XI should be minimized. This reduces capacitive loading and decreases probability of external noise sources coupling into the clock signal. Reduced capacitive loading improves rise/fall times of the clock signal which reduces the probability of jitter being introduced in the system.



Figure 6-23. 1.8V LVCMOS-Compatible Clock Input

Table 6-18. WKUP_OSC0 LVCMOS Digital Clock Source Requirements

PARAMETER			MIN	TYP	MAX	UNIT
F_{xtal}	Frequency			25		MHz
	Frequency Stability and Tolerance	Ethernet RGMII and RMII not used			±100	ppm
		Ethernet RGMII and RMII using derived clock			±50	
DC	Duty Cycle		45		55	%
$t_{R/F}$	Rise/Fall Time (10%-90% rise, 90%-10% fall)				4(1)	ns
$J_{Period(RMS)}$	Period Jitter, RMS (100k samples)				20	ps
$J_{Period(PK-PK)}$	Period Jitter, Peak to Peak (100k samples)				300	ps
$J_{Phase(RMS)}$	Phase Jitter, RMS (BW 100Hz to 1MHz)				10(2)	ps

(1) Most LVCMOS oscillator datasheets define their maximum Output Rise/Fall times with a capacitive load much larger than the actual load that will be applied by the combined PCB trace capacitance and WKUP_OSC0_XI input capacitance. It should not be difficult to find a LVCMOS oscillator that meets this requirement. However, the system designer must confirm the LVCMOS oscillator selected will provide the appropriate rise/fall time to WKUP_OSC0_XI input.

(2) Most LVCMOS oscillator datasheets define their max RMS Phase Jitter using a larger bandwidth integration range than required by this device. To get a more appropriate value, it may be necessary to contact the LVCMOS oscillator manufacture and ask them to provide a maximum RMS Phase Jitter using the same bandwidth integration range that has been defined for this parameter.

6.11.4.1.3 LFOSC0 Internal Oscillator Clock Source

Figure 6-24 shows the recommended crystal circuit. It is recommended that preproduction printed-circuit board (PCB) designs include the two optional resistors R_{bias} and R_d in case they are required for proper oscillator operation when combined with production crystal circuit components. In most cases, R_{bias} is not required and R_d is a 0-Ω resistor. These resistors may be removed from production PCB designs after evaluating oscillator performance with production crystal circuit components installed on preproduction PCBs.



Figure 6-24. LFOSC0 Crystal Implementation

Table 6-19 presents LFXOSC modes of operation.

Table 6-19. LFXOSC Modes of Operation

MODE	BP_C	PD_C	XI	XO	CLK_OUT	DESCRIPTION
ACTIVE	0	0	XTAL	XTAL	CLK_OUT	Active oscillator mode providing 32kHz
PWRDN	0	1	X	PD	LOW	Output will be pulled down to LOW. PAD to be tri-stated. Active mode disabled
BYPASS	1	0	CLK	PD	CLK	XI is driven by external clock source. XO is pulled down to LOW. Due to ESD diode to supply, XI should not be driven unless oscillator supply is present.

Note

User should set RTC_RTC_LFXOSC_TRIM[18:16] i_mult = 3b'001 for CL in the range 6pf to 9.5pf. RTC_RTC_LFXOSC_TRIM [18:16] i_mult = 3b'010 for CL in the range 8.5pf to 12pf. Default setting is 3b'010.

Note

The load capacitors, C_{f1} and C_{f2} in Figure 6-25, should be chosen such that the below equation is satisfied. C_L in the equation is the load specified by the crystal manufacturer. All discrete components used to implement the oscillator circuit should be placed as close as possible to the associated oscillator LFOSC0_XI, LFOSC0_XO, and VSS pins.

$$C_L = \frac{C_{f1} C_{f2}}{(C_{f1} + C_{f2})}$$

JTES_CL_MATH_03

Figure 6-25. Load Capacitance Equation

ADVANCE INFORMATION

The crystal must be in the fundamental mode of operation and parallel resonant. Table 6-20 summarizes the required electrical constraints.

Table 6-20. LFOSC0 Crystal Electrical Characteristics

NAME	DESCRIPTION		MIN	TYP	MAX	UNIT
f_p	Parallel resonance crystal frequency			32768		Hz
	Crystal Frequency Stability and Tolerance				±100	PPM
C_{f1}	C_{f1} load capacitance for crystal parallel resonance with $C_{f1} = C_{f2}$		12		24	pF
C_{f2}	C_{f2} load capacitance for crystal parallel resonance with $C_{f1} = C_{f2}$		12		24	pF
C_{shunt}	Shunt capacitance	ESRxtal – 40 kΩ			4	pF
		ESRxtal – 60 kΩ			3	pF
		ESRxtal – 80 kΩ			2	pF
		ESRxtal – 100 kΩ			1	pF
ESR	Crystal effective series resistance				(1)	Ω

(1) The maximum ESR of the crystal is a function of the crystal frequency and shunt capacitance. See the C_{shunt} parameter.

When selecting a crystal, the system design must consider the temperature and aging characteristics of a based on the worst case environment and expected life expectancy of the system.

Table 6-21 details the switching characteristics of the oscillator and the requirements of the input clock.

Table 6-21. LFOSC0 Switching Characteristics – Crystal Mode

NAME	DESCRIPTION	MIN	TYP	MAX	UNIT
f_{xtal}	Oscillation frequency		32768		Hz
t_{sX}	Start-up time			96.5	ms



Figure 6-26. LFOSC0 Start-up Time

6.11.4.1.4 LFOSC0 LVCMOS Digital Clock Source

Figure 6-27 shows the recommended oscillator connections when LFOSC0_XI is connected to a 1.8V LVCMOS square-wave digital clock source.



Figure 6-27. 1.8V LVCMOS-Compatible Clock Input

6.11.4.1.5 LFOSC0 Not Used

Figure 6-28 shows the recommended oscillator connections when LFOSC0 is not used.



Figure 6-28. LFOSC0 Not Used

ADVANCE INFORMATION

6.11.4.2 Output Clocks

The device provides several system clock outputs. Summary of these output clocks are as follows:

- **WKUP_SYSCLKOUT0**
  - WKUP_PLL0_HSDIV0_CLKOUT (PER_SYSCLK0) divided by 4 and sent out of the device as WKUP_SYSCLKOUT0. This clock output is provided for test and debug purposes only.
- **WKUP_OBSCLK0**
  - This output can only be used as a functional clock source when WKUP_OBSCLK_OUTMUX is used to select the direct output from WKUP_HFOSC0.
  - This output can only be used for test and debug purposes when selecting any other clock source.
- **WKUP_CLKOUT0**
  - This output can only be used as a functional clock source when WKUP_CLKOUTMUX is used to select LFOSC0_CLKOUT, DEVICE_CLKOUT_32K, or the direct output from WKUP_HFOSC0.
  - This output can only be used for test and debug purposes when selecting any other clock source.
- **SYSCLKOUT0**
  - MAIN_PLL0_HSDIV0_CLKOUT (MAIN_SYSCLK0) divided by 4 and then sent out of the device as SYSCLKOUT0. This clock output is provided for test and debug purposes only.
- **CLKOUT0**
  - CLKOUT0 is the Ethernet subsystem clock (MAIN_PLL0_HSDIV6_CLKOUT) divided-by-5 or divided-by-10. This clock output was provided as an optional source to the external PHY. When configured to operate as the RMII Clock source (50MHz) the signal must also be routed back to the respective RMII[x]_REF_CLK pin for proper device operation.
- **OBSCLK[1:0]**
  - These outputs can only be used as a functional clock sources when OBSCLK0_CTRL is used to select the direct output from WKUP_HFOSC0.
  - These outputs can only be used for test and debug purposes when selecting any other clock source.
- **AUDIO_EXT_REFCLK[1:0]**
  - Option of sourcing one of six McASP high-frequency audio reference clocks, MAIN_PLL0_HSDIV8_CLKOUT, or WKUP_PLL0_HSDIV1_CLKOUT when configured to operate as an output.

6.11.4.3 PLLs

Power is supplied to the Phase-Locked Loop circuits (PLLs) by internal regulators that derive their power from off-chip power-sources.

There is one PLL in the WKUP domain:

- WKUP_PLL0 (WKUP PLL)

There are three PLLs in the MAIN domain:

- MAIN_PLL0 (MAIN PLL)
- MAIN_PLL8 (ARM0 PLL)
- MAIN_PLL17 (DSS PLL0)

The system designer should consider the reference clock source start-up time and the PLL lock requirements before configuring and using any of the PLL outputs as clock sources. The device reference clock input requirements are defined in Section 6.11.4.1, *Input Clocks / Oscillators*. PLL configuration details are described in the device TRM.

For more information on PLLs, see the *PLL* subsection in the *Clocking* subsection of the *Device Configuration* section in the device TRM.

6.11.4.4 Recommended System Precautions for Clock and Control Signal Transitions

All clock and strobe signals must transition between V_{IH} and V_{IL} (or between V_{IL} and V_{IH}) in a monotonic manner.

Monotonic transitions are more likely to occur with fast signal transitions. It is easy for noise to create non-monotonic events on a signal with slow transitions. Therefore, avoid slow signal transitions on all clock and control signals since they are more likely to generate glitches inside the device.

6.11.5 Peripherals

6.11.5.1 CPSW3G

For more details about features and additional description information on the device Gigabit Ethernet MAC, see the corresponding subsections within *Signal Descriptions* and *Detailed Description* sections.

6.11.5.1.1 CPSW3G MDIO Timing

Table 6-22, Table 6-23, Table 6-24, and Figure 6-29 present timing conditions, timing requirements, and switching characteristics for CPSW3G MDIO.

Table 6-22. CPSW3G MDIO Timing Conditions

PARAMETER		MIN	MAX	UNIT
INPUT CONDITIONS				
SR_I	Input slew rate	0.9	3.6	V/ns
OUTPUT CONDITIONS				
C_L	Output load capacitance	10	470	pF
PCB CONNECTIVITY REQUIREMENTS				
$t_{d(Trace\ Delay)}$	Propagation delay of each trace	0	5	ns
$t_{d(Trace\ Mismatch\ Delay)}$	Propagation delay mismatch across all traces		1	ns

Table 6-23. CPSW3G MDIO Timing Requirements

see Figure 6-29

NO.	PARAMETER		MIN	MAX	UNIT
MDIO1	$t_{su(MDIO\_MDC)}$	Setup time, MDIO[x]_MDIO valid before MDIO[x]_MDC high	45		ns
MDIO2	$t_{h(MDC\_MDIO)}$	Hold time, MDIO[x]_MDIO valid after MDIO[x]_MDC high	0		ns

Table 6-24. CPSW3G MDIO Switching Characteristics

see Figure 6-29

NO.	PARAMETER		MIN	MAX	UNIT
MDIO3	$t_{c(MDC)}$	Cycle time, MDIO[x]_MDC	400		ns
MDIO4	$t_{w(MDCH)}$	Pulse Duration, MDIO[x]_MDC high	160		ns
MDIO5	$t_{w(MDCL)}$	Pulse Duration, MDIO[x]_MDC low	160		ns
MDIO7	$t_{d(MDC\_MDIO)}$	Delay time, MDIO[x]_MDC low to MDIO[x]_MDIO valid	-10	10	ns



Figure 6-29. CPSW3G MDIO Timing Requirements and Switching Characteristics

6.11.5.1.2 CPSW3G RMII Timing

Table 6-25, Table 6-26, Figure 6-30, Table 6-27, Figure 6-31, Table 6-28, and Figure 6-32 present timing conditions, timing requirements, and switching characteristics for CPSW3G RMII.

Table 6-25. CPSW3G RMII Timing Conditions

PARAMETER			MIN	MAX	UNIT
INPUT CONDITIONS					
SR_I	Input slew rate	VDD(1) = 1.8V	0.18	5	V/ns
		VDD(1) = 3.3V	0.4	5	V/ns
OUTPUT CONDITIONS					
C_L	Output load capacitance		3	25	pF

(1) VDD stands for corresponding power supply. For more information on the power supply name and the corresponding ball(s), see POWER column of the *Pin Attributes* table.

Table 6-26. RMII[x]_REF_CLK Timing Requirements – RMII Mode

see Figure 6-30

NO.	PARAMETER	DESCRIPTION	MIN	MAX	UNIT
RMII1	$t_{c(REF\_CLK)}$	Cycle time, RMII[x]_REF_CLK	19.999	20.001	ns
RMII2	$t_{w(REF\_CLKH)}$	Pulse Duration, RMII[x]_REF_CLK High	7	13	ns
RMII3	$t_{w(REF\_CLKL)}$	Pulse Duration, RMII[x]_REF_CLK Low	7	13	ns



Figure 6-30. CPSW3G RMII[x]_REF_CLK Timing Requirements – RMII Mode

Table 6-27. RMII[x]_RXD[1:0], RMII[x]_CRS_DV, and RMII[x]_RX_ER Timing Requirements – RMII Mode

see Figure 6-31

NO.	PARAMETER	DESCRIPTION	MIN	MAX	UNIT
RMII4	$t_{su(RXD-REF\_CLK)}$	Setup time, RMII[x]_RXD[1:0] valid before RMII[x]_REF_CLK	4		ns
	$t_{su(CRS\_DV-REF\_CLK)}$	Setup time, RMII[x]_CRS_DV valid before RMII[x]_REF_CLK	4		ns
	$t_{su(RX\_ER-REF\_CLK)}$	Setup time, RMII[x]_RX_ER valid before RMII[x]_REF_CLK	4		ns
RMII5	$t_{h(REF\_CLK-RXD)}$	Hold time RMII[x]_RXD[1:0] valid after RMII[x]_REF_CLK	2		ns
	$t_{h(REF\_CLK-CRS\_DV)}$	Hold time, RMII[x]_CRS_DV valid after RMII[x]_REF_CLK	2		ns
	$t_{h(REF\_CLK-RX\_ER)}$	Hold time, RMII[x]_RX_ER valid after RMII[x]_REF_CLK	2		ns



Figure 6-31. CPSW3G RMII[x]_RXD[1:0], RMII[x]_CRS_DV, RMII[x]_RX_ER Timing Requirements – RMII Mode

ADVANCE INFORMATION

Table 6-28. RMII[x]_TXD[1:0], and RMII[x]_TX_EN Switching Characteristics – RMII Mode

see Figure 6-32

NO.	PARAMETER	DESCRIPTION	MIN	MAX	UNIT
RMII6	$t_{d(REF\_CLK-TXD)}$	Delay time, RMII[x]_REF_CLK High to RMII[x]_TXD[1:0] valid	2	10	ns
	$t_{d(REF\_CLK-TX\_EN)}$	Delay time, RMII[x]_REF_CLK to RMII[x]_TX_EN valid	2	10	ns



Figure 6-32. RMII[x]_TXD[1:0], and RMII[x]_TX_EN Switching Characteristics – RMII Mode

ADVANCE INFORMATION

6.11.5.1.3 CPSW3G RGMII Timing

Table 6-29, Table 6-30, Table 6-31, Figure 6-33, Table 6-32, Table 6-33, and Figure 6-34 present timing conditions, timing requirements, and switching characteristics for CPSW3G RGMII.

Table 6-29. CPSW3G RGMII Timing Conditions

PARAMETER			MIN	MAX	UNIT
INPUT CONDITIONS					
SR_I	Input slew rate	VDD(1) = 1.8V	1.44	5	V/ns
		VDD(1) = 3.3V	2.64	5	
OUTPUT CONDITIONS					
C_L	Output load capacitance		2	20	pF
PCB CONNECTIVITY REQUIREMENTS					
$t_{d(Trace\ Mismatch\ Delay)}$	Propagation delay mismatch across all traces	RGMII[x]_RXC, RGMII[x]_RD[3:0], RGMII[x]_RX_CTL		50	ps
		RGMII[x]_TXC, RGMII[x]_TD[3:0], RGMII[x]_TX_CTL		50	ps

(1) VDD stands for corresponding power supply. For more information on the power supply name and the corresponding ball(s), see POWER column of the *Pin Attributes* table.

ADVANCE INFORMATION

Table 6-30. RGMII[x]_RXC Timing Requirements – RGMII Mode

see Figure 6-33

NO.	PARAMETER	DESCRIPTION	MODE	MIN	MAX	UNIT
RGMII1	$t_{c(RXC)}$	Cycle time, RGMII[x]_RXC	10Mbps	360	440	ns
			100Mbps	36	44	ns
			1000Mbps	7.2	8.8	ns
RGMII2	$t_{w(RXCH)}$	Pulse duration, RGMII[x]_RXC high	10Mbps	160	240	ns
			100Mbps	16	24	ns
			1000Mbps	3.6	4.4	ns
RGMII3	$t_{w(RXCL)}$	Pulse duration, RGMII[x]_RXC low	10Mbps	160	240	ns
			100Mbps	16	24	ns
			1000Mbps	3.6	4.4	ns

Table 6-31. RGMII[x]_RD[3:0], and RGMII[x]_RX_CTL Timing Requirements – RGMII Mode

see Figure 6-33

NO.	PARAMETER	DESCRIPTION	MODE	MIN	MAX	UNIT
RGMII4	$t_{su(RD-RXC)}$	Setup time, RGMII[x]_RD[3:0] valid before RGMII[x]_RXC high/low	10Mbps	1		ns
			100Mbps	1		ns
			1000Mbps	1		ns
	$t_{su(RX\_CTL-RXC)}$	Setup time, RGMII[x]_RX_CTL valid before RGMII[x]_RXC high/low	10Mbps	1		ns
			100Mbps	1		ns
			1000Mbps	1		ns
RGMII5	$t_{h(RXC-RD)}$	Hold time, RGMII[x]_RD[3:0] valid after RGMII[x]_RXC high/low	10Mbps	1		ns
			100Mbps	1		ns
			1000Mbps	1		ns
	$t_{h(RXC-RX\_CTL)}$	Hold time, RGMII[x]_RX_CTL valid after RGMII[x]_RXC high/low	10Mbps	1		ns
			100Mbps	1		ns
			1000Mbps	1		ns



A. RGMII[x]_RXC must be externally delayed relative to the data and control pins.

B. Data and control information is received using both edges of the clocks. RGMII[x]_RD[3:0] carries data bits 3-0 on the rising edge of RGMII[x]_RXC and data bits 7-4 on the falling edge of RGMII[x]_RXC. Similarly, RGMII[x]_RX_CTL carries RXDV on rising edge of RGMII[x]_RXC and RXERR on falling edge of RGMII[x]_RXC.

Figure 6-33. CPSW3G RGMII[x]_RXC, RGMII[x]_RD[3:0], RGMII[x]_RX_CTL Timing Requirements - RGMII Mode

Table 6-32. RGMII[x]_TXC Switching Characteristics – RGMII Mode

see Figure 6-34

NO.	PARAMETER	DESCRIPTION	MODE	MIN	MAX	UNIT
RGMII6	$t_{c(TXC)}$	Cycle time, RGMII[x]_TXC	10Mbps	360	440	ns
			100Mbps	36	44	ns
			1000Mbps	7.2	8.8	ns
RGMII7	$t_{w(TXCH)}$	Pulse duration, RGMII[x]_TXC high	10Mbps	160	240	ns
			100Mbps	16	24	ns
			1000Mbps	3.6	4.4	ns
RGMII8	$t_{w(TXCL)}$	Pulse duration, RGMII[x]_TXC low	10Mbps	160	240	ns
			100Mbps	16	24	ns
			1000Mbps	3.6	4.4	ns

Table 6-33. RGMII[x]_TD[3:0] and RGMII[x]_TX_CTL Switching Characteristics – RGMII Mode

see Figure 6-34

NO.	PARAMETER	DESCRIPTION	MODE	MIN	MAX	UNIT
RGMII9	$t_{osu(TD-TXC)}$	Output setup time(1), RGMII[x]_TD[3:0] valid to RGMII[x]_TXC high/low	10Mbps	1.2		ns
			100Mbps	1.2		ns
			1000Mbps	1.2		ns
	$t_{osu(TX\_CTL-TXC)}$	Output setup time(1), RGMII[x]_TX_CTL valid to RGMII[x]_TXC high/low	10Mbps	1.2		ns
			100Mbps	1.2		ns
			1000Mbps	1.2		ns
RGMII10	$t_{oh(TXC-TD)}$	Output hold time(1), RGMII[x]_TD[3:0] valid after RGMII[x]_TXC high/low	10Mbps	1.2		ns
			100Mbps	1.2		ns
			1000Mbps	1.2		ns
	$t_{oh(TXC-TX\_CTL)}$	Output hold time(1), RGMII[x]_TX_CTL valid after RGMII[x]_TXC high/low	10Mbps	1.2		ns
			100Mbps	1.2		ns
			1000Mbps	1.2		ns

(1) Output setup/hold times are defining a delay relationship of the transmit data and control outputs relative to the transmit clock output, but this output relationship is being presented as the minimum setup/hold times provided to the attached receiver. This approach matches how the output timing relationships are defined in the RGMII specification.



A. TXC is delayed internally before being driven to the RGMII[x]_TXC pin. This internal delay is always enabled.

B. Data and control information is received using both edges of the clocks. RGMII[x]_TD[3:0] carries data bits 3-0 on the rising edge of RGMII[x]_TXC and data bits 7-4 on the falling edge of RGMII[x]_TXC. Similarly, RGMII[x]_TX_CTL carries TXEN on rising edge of RGMII[x]_TXC and TXERR on falling edge of RGMII[x]_TXC.

Figure 6-34. CPSW3G RGMII[x]_TXC, RGMII[x]_TD[3:0], and RGMII[x]_TX_CTL Switching Characteristics - RGMII Mode

ADVANCE INFORMATION

6.11.5.2 CPTS

Table 6-34, Table 6-35, Figure 6-35, Table 6-36, and Figure 6-36 present timing conditions, timing requirements, and switching characteristics for CPTS.

Table 6-34. CPTS Timing Conditions

PARAMETER		MIN	MAX	UNIT
INPUT CONDITIONS				
SR_I	Input slew rate	0.5	5	V/ns
OUTPUT CONDITIONS				
C_L	Output load capacitance	2	10	pF

Table 6-35. CPTS Timing Requirements

see Figure 6-35

NO.	PARAMETER	DESCRIPTION	MIN	MAX	UNIT
T1	$t_{w(HWTSPUSHH)}$	Pulse duration, HWnTSPUSH high	12P(1) + 2		ns
T2	$t_{w(HWTSPUSHL)}$	Pulse duration, HWnTSPUSH low	12P(1) + 2		ns
T3	$t_{c(RFT\_CLK)}$	Cycle time, RFT_CLK	5	8	ns
T4	$t_{w(RFT\_CLKH)}$	Pulse duration, RFT_CLK high	0.45T(2)		ns
T5	$t_{w(RFT\_CLKL)}$	Pulse duration, RFT_CLK low	0.45T(2)		ns

(1) P = functional clock period in ns.
(2) T = RFT_CLK cycle time in ns.



Figure 6-35. CPTS Timing Requirements

Table 6-36. CPTS Switching Characteristics

see Figure 6-36

NO.	PARAMETER	DESCRIPTION	SOURCE	MIN	MAX	UNIT
T6	$t_{w(TS\_COMPH)}$	Pulse duration, TS_COMP high		36P(1) - 2		ns
T7	$t_{w(TS\_COMPL)}$	Pulse duration, TS_COMP low		36P(1) - 2		ns
T8	$t_{w(TS\_SYNCH)}$	Pulse duration, TS_SYNC high		36P(1) - 2		ns
T9	$t_{w(TS\_SYNCL)}$	Pulse duration, TS_SYNC low		36P(1) - 2		ns
T10	$t_{w(SYNC\_OUTH)}$	Pulse duration, SYNCn_OUT high	TS_SYNC	36P(1) - 2		ns
			GENF	5P(1) - 2		ns
T11	$t_{w(SYNC\_OUTL)}$	Pulse duration, SYNCn_OUT low	TS_SYNC	36P(1) - 2		ns
			GENF	5P(1) - 2		ns

(1) P = functional clock period in ns.



Figure 6-36. CPTS Switching Characteristics

For more information, see *Data Movement Architecture (DMA)* chapter in the device TRM.

ADVANCE INFORMATION

6.11.5.3 DDRSS

For more details about features and additional description information on the device (LP)DDR4 Memory Interface, see the corresponding subsections within *Signal Descriptions* and *Detailed Description* sections.

Table 6-37 and Figure 6-37 present switching characteristics for DDRSS.

Table 6-37. DDRSS Switching Characteristics

see Figure 6-37

NO.	PARAMETER		DDR TYPE	MIN	MAX	UNIT
1	$t_{c(DDR\_CKP/DDR\_CKN)}$	Cycle time, DDR_CKP and DDR_CKN	LPDDR4	1.25(1)	20	ns
			DDR4	1.25(1)	1.6	ns

(1) Minimum DDR clock Cycle time will be limited based on the specific memory type (vendor) used in a system and by PCB implementation. Refer to DDR Board Design and Layout Guidelines for the proper PCB implementation to achieve maximum DDR frequency.



Figure 6-37. DDRSS Switching Characteristics

For more information, see *DDR Subsystem (DDRSS)* section in *Memory Controllers* chapter in the device TRM.

6.11.5.4 DSI

Note

For more information, see the *MIPI Display Serial Interface (DSI) Controller* section in the device TRM. The DSI transmitter controller is connected to device port instances named DSITXn, where n is the instance number.

The DSI transmitter controller and associated D-PHY implements a DSI port (DSITX0) compliant with the MIPI D-PHY specification v1.2 and the MIPI DSI specification v1.3, with 4 differential data lanes plus 1 differential clock lane operating in synchronous double data rate mode. For DSI timing details, see the respective MIPI specifications mentioned above.

- Support for 1-, 2-, 3- or 4-lane data transfer modes up to 1.8Gbps

6.11.5.5 DSS

Table 6-38, Table 6-39, Figure 6-38, Table 6-40 and Figure 6-39 present timing conditions, timing requirements, and switching characteristics for DSS.

Table 6-38. DSS Timing Conditions

PARAMETER		MIN	MAX	UNIT
INPUT CONDITIONS				
SR_I	Input slew rate	1.44	26.4	V/ns
OUTPUT CONDITIONS				
C_L	Output load capacitance	1.5	5	pF
PCB CONNECTIVITY REQUIREMENTS				
$t_{d(Trace\ Mismatch\ Delay)}$	Propagation delay mismatch across all traces		100	ps

Table 6-39. DSS External Pixel Clock Timing Requirements

see Figure 6-38

NO.			MIN	MAX	UNIT
D6	$t_{c(extpclkin)}$	Cycle time, VOUT(x)_EXTPCLKIN(2)	6.06		ns
D7	$t_{w(extpclkinL)}$	Pulse duration, VOUT(x)_EXTPCLKIN(2) low	0.475P(1)		ns
D8	$t_{w(extpclkinH)}$	Pulse duration, VOUT(x)_EXTPCLKIN(2) high	0.475P(1)		ns

(1) P = VOUT(x)_EXTPCLKIN cycle time in ns
(2) x in VOUT(x) = 0



Figure 6-38. DSS External Pixel Clock Timing Requirements

ADVANCE INFORMATION

Table 6-40. DSS Switching Characteristics

see Figure 6-39

NO.	PARAMETER		MODE	MIN	MAX	UNIT
D1	$t_{c(pclk)}$	Cycle time, VOUT(x)_PCLK(2)		6.06		ns
D2	$t_{w(pclkL)}$	Pulse duration, VOUT(x)_PCLK(2) low	Internal PLL	0.475P(1) - 0.3		ns
			EXTPCLKIN	Y(3) - 0.45		ns
D3	$t_{w(pclkH)}$	Pulse duration, VOUT(x)_PCLK(2) high	Internal PLL	0.475P(1) -0.3		ns
			EXTPCLKIN	Z(4) - 0.45		ns
D4	$t_{d(pclkV-dataV)}$	Delay time, VOUT(x)_PCLK(2) transition to VOUT(x)_DATA[23:0](2) transition	Internal PLL	-0.68	1.78	ns
			EXTPCLKIN	-0.68	1.78	ns
D5	$t_{d(pclkV-ctrlL)}$	Delay time, VOUT(x)_PCLK(2) transition to control signals VOUT(x)_VSYNC(2), VOUT(x)_HSYNC(2), VOUT(x)_DE(2) falling edge	Internal PLL	-0.68	1.78	ns
			EXTPCLKIN	-0.68	1.78	ns

(1) P = VOUT(x)_PCLK cycle time in ns
(2) x in VOUT(x) = 0
(3) Y = $t_{w(extpclkinL)}$, parameter D7 from Table 6-39, *DSS External Pixel Clock Timing Requirements*
(4) Z = $t_{w(extpclkinH)}$, parameter D8 from Table 6-39, *DSS External Pixel Clock Timing Requirements*



A. The assertion of data can be programmed to occur on the falling or rising edge of the pixel clock. Refer to *Display Subsystem (DSS)* section in *Peripherals* chapter in the device TRM.
B. The polarity and pulse width of VOUT(x)_HSYNC and VOUT(x)_VSYNC are programmable, refer to *Display Subsystem (DSS)* section in *Peripherals* chapter in the device TRM.
C. The VOUT(x)_PCLK frequency is configurable, refer to *Display Subsystem* section in *Peripherals* chapter in the device TRM.

Figure 6-39. DSS Switching Characteristics

For more information, see *Display Subsystem (DSS) and Peripherals* section in *Peripherals* chapter of the device TRM.

6.11.5.6 ECAP

Table 6-41, Table 6-42, Figure 6-40, Table 6-43, and Figure 6-41 present timing conditions, timing requirements, and switching characteristics for ECAP.

Table 6-41. ECAP Timing Conditions

PARAMETER		MIN	MAX	UNIT
INPUT CONDITIONS				
SR_I	Input slew rate	1	4	V/ns
OUTPUT CONDITIONS				
C_L	Output load capacitance	2	7	pF

Table 6-42. ECAP Timing Requirements

see Figure 6-40

NO.	PARAMETER	DESCRIPTION	MIN	MAX	UNIT
CAP1	$t_{w(CAP)}$	Pulse duration, CAP (asynchronous)	2P(1) + 2		ns

(1) P = sysclk period in ns.



Figure 6-40. ECAP Timings Requirements

Table 6-43. ECAP Switching Characteristics

see Figure 6-41

NO.	PARAMETER	DESCRIPTION	MIN	MAX	UNIT
CAP2	$t_{w(APWM)}$	Pulse duration, APWMx high/low	2P(1) - 2		ns

(1) P = sysclk period in ns.



Figure 6-41. ECAP Switching Characteristics

For more information, see *Enhanced Capture (ECAP) Module* section in *Peripherals* chapter in the device TRM.

ADVANCE INFORMATION

6.11.5.7 Emulation and Debug

For more details about features and additional description information on the device Trace and JTAG interfaces, see the corresponding subsections within *Signal Descriptions* and *Detailed Description* sections.

6.11.5.7.1 Trace

Table 6-44. Trace Timing Conditions

PARAMETER		MIN	MAX	UNIT
OUTPUT CONDITIONS				
C_L	Output load capacitance	2	5	pF
PCB CONNECTIVITY REQUIREMENTS				
$t_{d(Trace\ Mismatch)}$	Propagation delay mismatch across all traces		200	ps

Table 6-45. Trace Switching Characteristics

NO.	PARAMETER		MIN	MAX	UNIT
1.8V Mode					
DBTR1	$t_{c(TRC\_CLK)}$	Cycle time, TRC_CLK	6.83		ns
DBTR2	$t_{w(TRC\_CLKH)}$	Pulse width, TRC_CLK high	2.66		ns
DBTR3	$t_{w(TRC\_CLKL)}$	Pulse width, TRC_CLK low	2.66		ns
DBTR4	$t_{osu(TRC\_DATAV\text{-}TRC\_CLK)}$	Output setup time, TRC_DATA valid to TRC_CLK edge	0.85		ns
DBTR5	$t_{oh(TRC\_CLK\text{-}TRC\_DATAI)}$	Output hold time, TRC_CLK edge to TRC_DATA invalid	0.85		ns
DBTR6	$t_{osu(TRC\_CTLV\text{-}TRC\_CLK)}$	Output setup time, TRC_CTL valid to TRC_CLK edge	0.85		ns
DBTR7	$t_{oh(TRC\_CLK\text{-}TRC\_CTLI)}$	Output hold time, TRC_CLK edge to TRC_CTL invalid	0.85		ns
3.3V Mode					
DBTR1	$t_{c(TRC\_CLK)}$	Cycle time, TRC_CLK	8.78		ns
DBTR2	$t_{w(TRC\_CLKH)}$	Pulse width, TRC_CLK high	3.64		ns
DBTR3	$t_{w(TRC\_CLKL)}$	Pulse width, TRC_CLK low	3.64		ns
DBTR4	$t_{osu(TRC\_DATAV\text{-}TRC\_CLK)}$	Output setup time, TRC_DATA valid to TRC_CLK edge	1.10		ns
DBTR5	$t_{oh(TRC\_CLK\text{-}TRC\_DATAI)}$	Output hold time, TRC_CLK edge to TRC_DATA invalid	1.10		ns
DBTR6	$t_{osu(TRC\_CTLV\text{-}TRC\_CLK)}$	Output setup time, TRC_CTL valid to TRC_CLK edge	1.10		ns
DBTR7	$t_{oh(TRC\_CLK\text{-}TRC\_CTLI)}$	Output hold time, TRC_CLK edge to TRC_CTL invalid	1.10		ns



Figure 6-42. Trace Switching Characteristics

6.11.5.7.2 JTAG

Table 6-46. JTAG Timing Conditions

PARAMETER		MIN	MAX	UNIT
INPUT CONDITIONS				
SR_I	Input slew rate	0.5	2.0	V/ns
OUTPUT CONDITIONS				
C_L	Output load capacitance	5	15	pF
PCB CONNECTIVITY REQUIREMENTS				
$t_{d(Trace\ Delay)}$	Propagation delay of each trace	83.5	1000(1)	ps
$t_{d(Trace\ Mismatch\ Delay)}$	Propagation delay mismatch across all traces		100	ps

(1) Maximum propagation delay associated with the JTAG signal traces has a significant impact on maximum TCK operating frequency. It may be possible to increase the trace delay beyond this value, but the operating frequency of TCK must be reduced to account for the additional trace delay.

Table 6-47. JTAG Timing Requirements

see Figure 6-43

NO.			MIN	MAX	UNIT
J1	$t_{c(TCK)}$	Cycle time minimum, TCK	40(1)		ns
J2	$t_{w(TCKH)}$	Pulse width minimum, TCK high	0.4P(2)		ns
J3	$t_{w(TCKL)}$	Pulse width minimum, TCK low	0.4P(2)		ns
J4	$t_{su(TDI-TCK)}$	Input setup time minimum, TDI valid to TCK high	2		ns
	$t_{su(TMS-TCK)}$	Input setup time minimum, TMS valid to TCK high	2		ns
J5	$t_{h(TCK-TDI)}$	Input hold time minimum, TDI valid from TCK high	3		ns
	$t_{h(TCK-TMS)}$	Input hold time minimum, TMS valid from TCK high	3		ns

(1) The maximum TCK operating frequency assumes the following timing requirements and switching characteristis for the attached debugger. The operating frequency of TCK must be reduced to provide appropriate timing margin if the debugger exceeds any of these assumptions.
- Minimum TDO setup time of 2ns relative to the rising edge of TCK
- TDI and TMS output delay in the range of -12.9ns to 13.9ns relative to the falling edge of TCK

(2) P = TCK cycle time in ns

Table 6-48. JTAG Switching Characteristics

see Figure 6-43

NO.	PARAMETER		MIN	MAX	UNIT
J6	$t_{d(TCKL-TDOI)}$	Delay time minimum, TCK low to TDO invalid	0		ns
J7	$t_{d(TCKL-TDOV)}$	Delay time maximum, TCK low to TDO valid		12	ns



Figure 6-43. JTAG Timing Requirements and Switching Characteristics

ADVANCE INFORMATION

6.11.5.8 EPWM

Table 6-49, Table 6-50, Figure 6-44, Table 6-51, Figure 6-45, Figure 6-46, and Figure 6-47 present timing conditions, timing requirements, and switching characteristics for EPWM.

Table 6-49. EPWM Timing Conditions

PARAMETER		MIN	MAX	UNIT
INPUT CONDITIONS				
SR_I	Input slew rate	1	4	V/ns
OUTPUT CONDITIONS				
C_L	Output load capacitance	2	7	pF

Table 6-50. EPWM Timing Requirements

see Figure 6-44

NO.	PARAMETER	DESCRIPTION	MIN	MAX	UNIT
PWM6	$t_{w(SYNCIN)}$	Pulse duration, EHRPWM_SYNCI	2P(1) + 2		ns
PWM7	$t_{w(TZ)}$	Pulse duration, EHRPWM_TZn_IN low	3P(1) + 2		ns

(1) P = sysclk period in ns.



Figure 6-44. EPWM Timing Requirements

Table 6-51. EPWM Switching Characteristics

see Figure 6-45, Figure 6-46, and Figure 6-47

NO.	PARAMETER	DESCRIPTION	MIN	MAX	UNIT
PWM1	$t_{w(PWM)}$	Pulse duration, EHRPWM_A/B high/low	P(1) - 3		ns
PWM2	$t_{w(SYNCOUT)}$	Pulse duration, EHRPWM_SYNCO	P(1) - 3		ns
PWM3	$t_{d(TZ-PWM)}$	Delay time, EHRPWM_TZn_IN active to EHRPWM_A/B forced high/low		11	ns
PWM4	$t_{d(TZ-PWMZ)}$	Delay time, EHRPWM_TZn_IN active to EHRPWM_A/B Hi-Z		11	ns
PWM5	$t_{w(SOC)}$	Pulse duration, EHRPWM_SOCA/B output	P(1) - 3		ns

(1) P = sysclk period in ns.



Figure 6-45. EHRPWM Switching Characteristics



Figure 6-46. EHRPWM_TZn_IN to EHRPWM_A/B Forced Switching Characteristics



Figure 6-47. EHRPWM_TZn_IN to EHRPWM_A/B Hi-Z Switching Characteristics

For more information, see *Enhanced Pulse Width Modulation (EPWM) Module* section in *Peripherals* chapter in the device TRM.

ADVANCE INFORMATION

6.11.5.9 EQEP

Table 6-52, Table 6-53, Figure 6-48, and Table 6-54 present timing conditions, timing requirements, and switching characteristics for EQEP.

Table 6-52. EQEP Timing Conditions

PARAMETER		MIN	MAX	UNIT
INPUT CONDITIONS				
SR_I	Input slew rate	1	4	V/ns
OUTPUT CONDITIONS				
C_L	Output load capacitance	2	7	pF

Table 6-53. EQEP Timing Requirements

see Figure 6-48

NO.	PARAMETER	DESCRIPTION	MIN	MAX	UNIT
QEP1	$t_{w(QEP)}$	Pulse duration, QEP_A/B	2P(1) + 2		ns
QEP2	$t_{w(QEPIH)}$	Pulse duration, QEP_I high	2P(1) + 2		ns
QEP3	$t_{w(QEPIL)}$	Pulse duration, QEP_I low	2P(1) + 2		ns
QEP4	$t_{w(QEPSH)}$	Pulse duration, QEP_S high	2P(1) + 2		ns
QEP5	$t_{w(QEPSL)}$	Pulse duration, QEP_S low	2P(1) + 2		ns

(1) P = sysclk period in ns



Figure 6-48. EQEP Timing Requirements

Table 6-54. EQEP Switching Characteristics

NO.	PARAMETER	DESCRIPTION	MIN	MAX	UNIT
QEP6	$t_{d(QEP-CNTR)}$	Delay time, external clock to counter increment		24	ns

For more information, see *Enhanced Quadrature Encoder Pulse (EQEP) Module* section in *Peripherals* chapter in the device TRM.

6.11.5.10 GPIO

Table 6-55, Table 6-56, and Table 6-57 present timing conditions, timing requirements, and switching characteristics for GPIO.

The device has two instances of the GPIO module.

- GPIO0
- WKUP_GPIO0

Note

GPIOn_x is generic name used to describe a GPIO signal, where n represents the specific GPIO module and x represents one of the input/output signals associated with the module.

For additional description information on the device GPIO, see the corresponding subsections within *Signal Descriptions* and *Detailed Description* sections.

Table 6-55. GPIO Timing Conditions

PARAMETER		BUFFER TYPE	MIN	MAX	UNIT
INPUT CONDITIONS					
SR_I	Input slew rate	LVCMOS (VDD(1) = 1.8V)	0.0018	6.6	V/ns
		LVCMOS (VDD(1) = 3.3V)	0.0033	6.6	V/ns
		I2C OD FS (VDD(1) = 1.8V)	0.0018	6.6	V/ns
		I2C OD FS (VDD(1) = 3.3V)	0.0033	0.08	V/ns
OUTPUT CONDITIONS					
C_L	Output load capacitance	LVCMOS	3	10	pF
		I2C OD FS	3	100	pF

(1) VDD stands for corresponding power supply. For more information on the power supply name and the corresponding ball(s), see POWER column of the *Pin Attributes* table.

Table 6-56. GPIO Timing Requirements

NO.	PARAMETER	DESCRIPTION	MIN	MAX	UNIT
GPIO1	$t_{w(GPIO\_IN)}$	Pulse width, GPIOn_x	2P(1) + 30		ns

(1) P = functional clock period in ns.

Table 6-57. GPIO Switching Characteristics

NO.	PARAMETER	DESCRIPTION	BUFFER TYPE	MIN	MAX	UNIT
GPIO2	$t_{w(GPIO\_OUT)}$	Pulse width, GPIOn_x	LVCMOS	0.975P(1) - 3.6		ns
			I2C OD FS	160		ns

(1) P = functional clock period in ns.

For more information, see *General-Purpose Interface (GPIO)* section in *Peripherals* chapter in the device TRM.

ADVANCE INFORMATION

6.11.5.11 GPMC

For more details about features and additional description information on the device General-Purpose Memory Controller, see the corresponding subsections within *Signal Descriptions* and *Detailed Description* sections.

Table 6-58 presents timing conditions for GPMC.

Table 6-58. GPMC Timing Conditions

PARAMETER			MIN	MAX	UNIT
INPUT CONDITIONS					
SR_I	Input slew rate		1.65	4	V/ns
OUTPUT CONDITIONS					
C_L	Output load capacitance		2	20	pF
PCB CONNECTIVITY REQUIREMENTS					
$t_{d(Trace\ Delay)}$	Propagation delay of each trace	133MHz Synchronous Mode	140	360	ps
		All other modes	140	720	ps
$t_{d(Trace\ Mismatch\ Delay)}$	Propagation delay mismatch across all traces			200	ps

For more information, see *General-Purpose Memory Controller (GPMC)* section in *Peripherals* chapter in the device TRM.

6.11.5.11.1 GPMC and NOR Flash — Synchronous Mode

Table 6-59 and Table 6-60 present timing requirements and switching characteristics for GPMC and NOR Flash - Synchronous Mode.

Table 6-59. GPMC and NOR Flash Timing Requirements — Synchronous Mode

see Figure 6-49, Figure 6-50, and Figure 6-53

NO.	PARAMETER	DESCRIPTION	MODE[4]	MIN MAX GPMC_FCLK = 100MHz[1]	MIN MAX GPMC_FCLK = 133MHz[1]	UNIT
F12	$t_{su(dV-clkH)}$	Setup time, input data GPMC_AD[15:0] valid before output clock GPMC_CLK high	div_by_1_mode; GPMC_FCLK_MUX; TIMEPARAGRANULARITY_X1	1.61	0.92	ns
			not_div_by_1_mode; GPMC_FCLK_MUX; TIMEPARAGRANULARITY_X1	0.86	3.41	ns
F13	$t_{h(clkH-dV)}$	Hold time, input data GPMC_AD[15:0] valid after output clock GPMC_CLK high	div_by_1_mode; GPMC_FCLK_MUX; TIMEPARAGRANULARITY_X1	2.09	2.09	ns
			not_div_by_1_mode; GPMC_FCLK_MUX; TIMEPARAGRANULARITY_X1	2.09	2.09	ns
F21	$t_{su(waitV-clkH)}$	Setup time, input wait GPMC_WAIT[j][2] [3] valid before output clock GPMC_CLK high	div_by_1_mode; GPMC_FCLK_MUX; TIMEPARAGRANULARITY_X1	1.61	0.92	ns
			not_div_by_1_mode; GPMC_FCLK_MUX; TIMEPARAGRANULARITY_X1	0.86	3.41	ns
F22	$t_{h(clkH-waitV)}$	Hold time, input wait GPMC_WAIT[j][2] [3] valid after output clock GPMC_CLK high	div_by_1_mode; GPMC_FCLK_MUX; TIMEPARAGRANULARITY_X1	2.09	2.09	ns
			not_div_by_1_mode; GPMC_FCLK_MUX; TIMEPARAGRANULARITY_X1	2.09	2.09	ns

(1) GPMC_FCLK select

- gpmc_fclk_sel[1:0] = 2b01 to select the 100MHz GPMC_FCLK
- gpmc_fclk_sel[1:0] = 2b00 to select the 133MHz GPMC_FCLK

(2) In GPMC_WAIT[j], j is equal to 0 or 1.

(3) Wait monitoring support is limited to a WaitMonitoringTime value > 0. For a full description of wait monitoring feature, see *General-Purpose Memory Controller (GPMC)* section in the device TRM.

(4) For div_by_1_mode:

- GPMC_CONFIG1_i Register: GPMCFCLKDIVIDER = 0h:
  - GPMC_CLK frequency = GPMC_FCLK frequency

For not_div_by_1_mode:

- GPMC_CONFIG1_i Register: GPMCFCLKDIVIDER = 1h to 3h:
  - GPMC_CLK frequency = GPMC_FCLK frequency / (2 to 4)

For GPMC_FCLK_MUX:

- CTRLMMR_GPMC_CLKSEL[1-0] CLK_SEL = 01 = PER1_PLL_CLKOUT / 3 = 300 / 3 = 100MHz

For TIMEPARAGRANULARITY_X1:

- GPMC_CONFIG1_i Register: TIMEPARAGRANULARITY = 0h = x1 latencies (affecting RD/WRCYCLETIME, RD/WRACCESSTIME, PAGEBURSTACCESSTIME, CSONTIME, CSRD/WROFFTIME, ADVONTIME, ADVRD/WROFFTIME, OEONTIME, OEOFFTIME, WEONTIME, WEOFFTIME, CYCLE2CYCLEDELAY, BUSTURNAROUND, TIMEOUTSTARTVALUE, WRDATAONADMUXBUS)

Table 6-60. GPMC and NOR Flash Switching Characteristics – Synchronous Mode

see Figure 6-49, Figure 6-50, Figure 6-51, Figure 6-52, and Figure 6-53

NO. (2)	PARAMETER	DESCRIPTION	MODE(16)	MIN	MAX	MIN	MAX	UNIT
				100MHz		133MHz		
F0	1 / tc(clk)	Period, output clock GPMC_CLK(15)	div_by_1_mode; GPMC_FCLK_MUX; TIMEPARAGRANULARITY_X1	10.00		7.52		ns
F1	$t_{w(clkH)}$	Typical pulse duration, output clock GPMC_CLK high	div_by_1_mode; GPMC_FCLK_MUX; TIMEPARAGRANULARITY_X1	0.475P - 0.3(14)		0.475P - 0.3(14)		ns
F1	$t_{w(clkL)}$	Typical pulse duration, output clock GPMC_CLK low	div_by_1_mode; GPMC_FCLK_MUX; TIMEPARAGRANULARITY_X1	0.475P - 0.3(14)		0.475P - 0.3(14)		ns
F2	$t_{d(clkH-csnV)}$	Delay time, output clock GPMC_CLK rising edge to output chip select GPMC_CSn[i] transition(13)	div_by_1_mode; GPMC_FCLK_MUX; TIMEPARAGRANULARITY_X1; no extra_delay	F - 2.2 (5)	F + 3.75	F - 2.2 (5)	F + 3.75	ns
F3	$t_{d(clkH-CSn[i]V)}$	Delay time, output clock GPMC_CLK rising edge to output chip select GPMC_CSn[i] invalid(13)	div_by_1_mode; GPMC_FCLK_MUX; TIMEPARAGRANULARITY_X1; no extra_delay	E - 2.2 (4)	E + 3.18	E - 2.2 (4)	E + 4.5	ns
F4	$t_{d(aV-clk)}$	Delay time, output address GPMC_A[27:1] valid to output clock GPMC_CLK first edge	div_by_1_mode; GPMC_FCLK_MUX; TIMEPARAGRANULARITY_X1	B - 2.3 (2)	B + 4.5	B - 2.3 (2)	B + 4.5	ns
F5	$t_{d(clkH-aIV)}$	Delay time, output clock GPMC_CLK rising edge to output address GPMC_A[27:1] invalid	div_by_1_mode; GPMC_FCLK_MUX; TIMEPARAGRANULARITY_X1	-2.3	4.5	-2.3	4.5	ns
F6	$t_{d(be[x]nV-clk)}$	Delay time, output lower byte enable and command latch enable GPMC_BE0n_CLE, output upper byte enable GPMC_BE1n valid to output clock GPMC_CLK first edge	div_by_1_mode; GPMC_FCLK_MUX; TIMEPARAGRANULARITY_X1	B - 2.3 (2)	B + 1.9	B - 2.3 (2)	B + 1.9	ns
F7	$t_{d(clkH-be[x]nIV)}$	Delay time, output clock GPMC_CLK rising edge to output lower byte enable and command latch enable GPMC_BE0n_CLE, output upper byte enable GPMC_BE1n invalid(10)	div_by_1_mode; GPMC_FCLK_MUX; TIMEPARAGRANULARITY_X1	D - 2.3(3)	D + 1.9	D - 2.3 (3)	D + 1.9	ns

ADVANCE INFORMATION

Table 6-60. GPMC and NOR Flash Switching Characteristics – Synchronous Mode (continued)

see Figure 6-49, Figure 6-50, Figure 6-51, Figure 6-52, and Figure 6-53

NO. (2)	PARAMETER	DESCRIPTION	MODE(16)	MIN MAX 100MHz	MIN MAX 133MHz	UNIT
F7	$t_{d(clkL-be[x]nIV)}$	Delay time, GPMC_CLK falling edge to GPMC_BE0n_CLE, GPMC_BE1n invalid(11)	div_by_1_mode; GPMC_FCLK_MUX; TIMEPARAGRANULARITY_X1	D - 2.3 D + 1.9 (3)	D - 2.3 D + 1.9 (3)	ns
F7	$t_{d(clkL-be[x]nIV).}$	Delay time, GPMC_CLK falling edge to GPMC_BE0n_CLE, GPMC_BE1n invalid(12)	div_by_1_mode; GPMC_FCLK_MUX; TIMEPARAGRANULARITY_X1	D - 2.3 D + 1.9 (3)	D - 2.3 D + 1.9 (3)	ns
F8	$t_{d(clkH-advn)}$	Delay time, output clock GPMC_CLK rising edge to output address valid and address latch enable GPMC_ADVn_ALE transition	div_by_1_mode; GPMC_FCLK_MUX; TIMEPARAGRANULARITY_X1; no extra_delay	G - 2.3(6) G + 4.5	G - 2.3 G + 4.5 (6)	ns
F9	$t_{d(clkH-advnIV)}$	Delay time, output clock GPMC_CLK rising edge to output address valid and address latch enable GPMC_ADVn_ALE invalid	div_by_1_mode; GPMC_FCLK_MUX; TIMEPARAGRANULARITY_X1; no extra_delay	D - 2.3 D + 4.5 (3)	D - 2.3 D + 4.5 (3)	ns
F10	$t_{d(clkH-oen)}$	Delay time, output clock GPMC_CLK rising edge to output enable GPMC_OEn_REn transition	div_by_1_mode; GPMC_FCLK_MUX; TIMEPARAGRANULARITY_X1; no extra_delay	H - 2.3 H + 3.5 (7)	H - 2.3 H + 3.5 (7)	ns
F11	$t_{d(clkH-oenIV)}$	Delay time, output clock GPMC_CLK rising edge to output enable GPMC_OEn_REn invalid	div_by_1_mode; GPMC_FCLK_MUX; TIMEPARAGRANULARITY_X1; no extra_delay	H - 2.3 H + 3.5 (7)	H - 2.3 H + 3.5 (7)	ns
F14	$t_{d(clkH-wen)}$	Delay time, output clock GPMC_CLK rising edge to output write enable GPMC_WEn transition	div_by_1_mode; GPMC_FCLK_MUX; TIMEPARAGRANULARITY_X1; no extra_delay	I - 2.3 I + 4.5 (8)	I - 2.3 I + 4.5 (8)	ns
F15	$t_{d(clkH-do)}$	Delay time, output clock GPMC_CLK rising edge to output data GPMC_AD[15:0] transition(10)	div_by_1_mode; GPMC_FCLK_MUX; TIMEPARAGRANULARITY_X1	J - 2.3 J + 2.7 (9)	J - 2.3 J + 2.7 (9)	ns
F15	$t_{d(clkL-do)}$	Delay time, GPMC_CLK falling edge to GPMC_AD[15:0] data bus transition(11)	div_by_1_mode; GPMC_FCLK_MUX; TIMEPARAGRANULARITY_X1	J - 2.3 J + 2.7 (9)	J - 2.3 J + 2.7 (9)	ns
F15	$t_{d(clkL-do).}$	Delay time, GPMC_CLK falling edge to GPMC_AD[15:0] data bus transition(12)	div_by_1_mode; GPMC_FCLK_MUX; TIMEPARAGRANULARITY_X1	J - 2.3 J + 2.7 (9)	J - 2.3 J + 2.7 (9)	ns
F17	$t_{d(clkH-be[x]n)}$	Delay time, output clock GPMC_CLK rising edge to output lower byte enable and command latch enable GPMC_BE0n_CLE transition(10)	div_by_1_mode; GPMC_FCLK_MUX; TIMEPARAGRANULARITY_X1	J - 2.3 J + 1.9 (9)	J - 2.3 J + 1.9 (9)	ns
F17	$t_{d(clkL-be[x]n)}$	Delay time, GPMC_CLK falling edge to GPMC_BE0n_CLE, GPMC_BE1n transition(11)	div_by_1_mode; GPMC_FCLK_MUX; TIMEPARAGRANULARITY_X1	J - 2.3 J + 1.9 (9)	J - 2.3 J + 1.9 (9)	ns
F17	$t_{d(clkL-be[x]n).}$	Delay time, GPMC_CLK falling edge to GPMC_BE0n_CLE, GPMC_BE1n transition(12)	div_by_1_mode; GPMC_FCLK_MUX; TIMEPARAGRANULARITY_X1	J - 2.3 J + 1.9 (9)	J - 2.3 J + 1.9 (9)	ns
F18	$t_{w(csnV)}$	Pulse duration, output chip select GPMC_CSn[i](13) low	Read	A	A	ns
			Write	A	A	ns
F19	$t_{w(be[x]nV)}$	Pulse duration, output lower byte enable and command latch enable GPMC_BE0n_CLE, output upper byte enable GPMC_BE1n low	Read	C	C	ns
			Write	C	C	ns

ADVANCE INFORMATION

Table 6-60. GPMC and NOR Flash Switching Characteristics – Synchronous Mode (continued)

see Figure 6-49, Figure 6-50, Figure 6-51, Figure 6-52, and Figure 6-53

NO. (2)	PARAMETER	DESCRIPTION	MODE(16)	MIN MAX 100MHz	MIN MAX 133MHz	UNIT
F20	$t_{w(advnV)}$	Pulse duration, output address valid and address latch enable GPMC_ADVn_ALE low	Read	K	K	ns
			Write	K	K	ns

(1) For single read: A = (CSRdOffTime - CSOnTime) × (TimeParaGranularity + 1) × GPMC_FCLK(14)
For burst read: A = (CSRdOffTime - CSOnTime + (n - 1) × PageBurstAccessTime) × (TimeParaGranularity + 1) × GPMC_FCLK(14)
For burst write: A = (CSWrOffTime - CSOnTime + (n - 1) × PageBurstAccessTime) × (TimeParaGranularity + 1) × GPMC_FCLK(14)
With n being the page burst access number.

(2) B = ClkActivationTime × GPMC_FCLK(14)

(3) For single read: D = (RdCycleTime - AccessTime) × (TimeParaGranularity + 1) × GPMC_FCLK(14)
For burst read: D = (RdCycleTime - AccessTime) × (TimeParaGranularity + 1) × GPMC_FCLK(14)
For burst write: D = (WrCycleTime - AccessTime) × (TimeParaGranularity + 1) × GPMC_FCLK(14)

(4) For single read: E = (CSRdOffTime - AccessTime) × (TimeParaGranularity + 1) × GPMC_FCLK(14)
For burst read: E = (CSRdOffTime - AccessTime) × (TimeParaGranularity + 1) × GPMC_FCLK(14)
For burst write: E = (CSWrOffTime - AccessTime) × (TimeParaGranularity + 1) × GPMC_FCLK(14)

(5) For csn falling edge (CS activated):

- Case GPMCFCLKDIVIDER = 0:
  - F = 0.5 × CSExtraDelay × GPMC_FCLK(14)
- Case GPMCFCLKDIVIDER = 1:
  - F = 0.5 × CSExtraDelay × GPMC_FCLK(14) if (ClkActivationTime and CSOnTime are odd) or (ClkActivationTime and CSOnTime are even)
  - F = (1 + 0.5 × CSExtraDelay) × GPMC_FCLK(14) otherwise
- Case GPMCFCLKDIVIDER = 2:
  - F = 0.5 × CSExtraDelay × GPMC_FCLK(14) if ((CSOnTime - ClkActivationTime) is a multiple of 3)
  - F = (1 + 0.5 × CSExtraDelay) × GPMC_FCLK(14) if ((CSOnTime - ClkActivationTime - 1) is a multiple of 3)
  - F = (2 + 0.5 × CSExtraDelay) × GPMC_FCLK(14) if ((CSOnTime - ClkActivationTime - 2) is a multiple of 3)

(6) For ADV falling edge (ADV activated):

- Case GPMCFCLKDIVIDER = 0:
  - G = 0.5 × ADVExtraDelay × GPMC_FCLK(14)
- Case GPMCFCLKDIVIDER = 1:
  - G = 0.5 × ADVExtraDelay × GPMC_FCLK(14) if (ClkActivationTime and ADVOnTime are odd) or (ClkActivationTime and ADVOnTime are even)
  - G = (1 + 0.5 × ADVExtraDelay) × GPMC_FCLK(14) otherwise
- Case GPMCFCLKDIVIDER = 2:
  - G = 0.5 × ADVExtraDelay × GPMC_FCLK(14) if ((ADVOnTime - ClkActivationTime) is a multiple of 3)
  - G = (1 + 0.5 × ADVExtraDelay) × GPMC_FCLK(14) if ((ADVOnTime - ClkActivationTime - 1) is a multiple of 3)
  - G = (2 + 0.5 × ADVExtraDelay) × GPMC_FCLK(14) if ((ADVOnTime - ClkActivationTime - 2) is a multiple of 3)

For ADV rising edge (ADV deactivated) in Reading mode:

- Case GPMCFCLKDIVIDER = 0:
  - G = 0.5 × ADVExtraDelay × GPMC_FCLK(14)
- Case GPMCFCLKDIVIDER = 1:
  - G = 0.5 × ADVExtraDelay × GPMC_FCLK(14) if (ClkActivationTime and ADVRdOffTime are odd) or (ClkActivationTime and ADVRdOffTime are even)
  - G = (1 + 0.5 × ADVExtraDelay) × GPMC_FCLK(14) otherwise
- Case GPMCFCLKDIVIDER = 2:
  - G = 0.5 × ADVExtraDelay × GPMC_FCLK(14) if ((ADVRdOffTime - ClkActivationTime) is a multiple of 3)
  - G = (1 + 0.5 × ADVExtraDelay) × GPMC_FCLK(14) if ((ADVRdOffTime - ClkActivationTime - 1) is a multiple of 3)
  - G = (2 + 0.5 × ADVExtraDelay) × GPMC_FCLK(14) if ((ADVRdOffTime - ClkActivationTime - 2) is a multiple of 3)

For ADV rising edge (ADV deactivated) in Writing mode:

- Case GPMCFCLKDIVIDER = 0:
  - G = 0.5 × ADVExtraDelay × GPMC_FCLK(14)

ADVANCE INFORMATION

- Case GPMCFCLKDIVIDER = 1:
  - G = 0.5 × ADVExtraDelay × GPMC_FCLK(14) if (ClkActivationTime and ADVWrOffTime are odd) or (ClkActivationTime and ADVWrOffTime are even)
  - G = (1 + 0.5 × ADVExtraDelay) × GPMC_FCLK(14) otherwise
- Case GPMCFCLKDIVIDER = 2:
  - G = 0.5 × ADVExtraDelay × GPMC_FCLK(14) if ((ADVWrOffTime - ClkActivationTime) is a multiple of 3)
  - G = (1 + 0.5 × ADVExtraDelay) × GPMC_FCLK(14) if ((ADVWrOffTime - ClkActivationTime - 1) is a multiple of 3)
  - G = (2 + 0.5 × ADVExtraDelay) × GPMC_FCLK(14) if ((ADVWrOffTime - ClkActivationTime - 2) is a multiple of 3)

(7) For OE falling edge (OE activated) and IO DIR rising edge (Data Bus input direction):

- Case GPMCFCLKDIVIDER = 0:
  - H = 0.5 × OEExtraDelay × GPMC_FCLK(14)
- Case GPMCFCLKDIVIDER = 1:
  - H = 0.5 × OEExtraDelay × GPMC_FCLK(14) if (ClkActivationTime and OEOnTime are odd) or (ClkActivationTime and OEOnTime are even)
  - H = (1 + 0.5 × OEExtraDelay) × GPMC_FCLK(14) otherwise
- Case GPMCFCLKDIVIDER = 2:
  - H = 0.5 × OEExtraDelay × GPMC_FCLK(14) if ((OEOnTime - ClkActivationTime) is a multiple of 3)
  - H = (1 + 0.5 × OEExtraDelay) × GPMC_FCLK(14) if ((OEOnTime - ClkActivationTime - 1) is a multiple of 3)
  - H = (2 + 0.5 × OEExtraDelay) × GPMC_FCLK(14) if ((OEOnTime - ClkActivationTime - 2) is a multiple of 3)

For OE rising edge (OE deactivated):

- Case GPMCFCLKDIVIDER = 0:
  - H = 0.5 × OEExtraDelay × GPMC_FCLK(14)
- Case GPMCFCLKDIVIDER = 1:
  - H = 0.5 × OEExtraDelay × GPMC_FCLK(14) if (ClkActivationTime and OEOffTime are odd) or (ClkActivationTime and OEOffTime are even)
  - H = (1 + 0.5 × OEExtraDelay) × GPMC_FCLK(14) otherwise
- Case GPMCFCLKDIVIDER = 2:
  - H = 0.5 × OEExtraDelay × GPMC_FCLK(14) if ((OEOffTime - ClkActivationTime) is a multiple of 3)
  - H = (1 + 0.5 × OEExtraDelay) × GPMC_FCLK(14) if ((OEOffTime - ClkActivationTime - 1) is a multiple of 3)
  - H = (2 + 0.5 × OEExtraDelay) × GPMC_FCLK(14) if ((OEOffTime - ClkActivationTime - 2) is a multiple of 3)

(8) For WE falling edge (WE activated):

- Case GPMCFCLKDIVIDER = 0:
  - I = 0.5 × WEExtraDelay × GPMC_FCLK(14)
- Case GPMCFCLKDIVIDER = 1:
  - I = 0.5 × WEExtraDelay × GPMC_FCLK(14) if (ClkActivationTime and WEOnTime are odd) or (ClkActivationTime and WEOnTime are even)
  - I = (1 + 0.5 × WEExtraDelay) × GPMC_FCLK(14) otherwise
- Case GPMCFCLKDIVIDER = 2:
  - I = 0.5 × WEExtraDelay × GPMC_FCLK(14) if ((WEOnTime - ClkActivationTime) is a multiple of 3)
  - I = (1 + 0.5 × WEExtraDelay) × GPMC_FCLK(14) if ((WEOnTime - ClkActivationTime - 1) is a multiple of 3)
  - I = (2 + 0.5 × WEExtraDelay) × GPMC_FCLK(14) if ((WEOnTime - ClkActivationTime - 2) is a multiple of 3)

For WE rising edge (WE deactivated):

- Case GPMCFCLKDIVIDER = 0:
  - I = 0.5 × WEExtraDelay × GPMC_FCLK (14)
- Case GPMCFCLKDIVIDER = 1:
  - I = 0.5 × WEExtraDelay × GPMC_FCLK(14) if (ClkActivationTime and WEOffTime are odd) or (ClkActivationTime and WEOffTime are even)
  - I = (1 + 0.5 × WEExtraDelay) × GPMC_FCLK(14) otherwise
- Case GPMCFCLKDIVIDER = 2:
  - I = 0.5 × WEExtraDelay × GPMC_FCLK(14) if ((WEOffTime - ClkActivationTime) is a multiple of 3)
  - I = (1 + 0.5 × WEExtraDelay) × GPMC_FCLK(14) if ((WEOffTime - ClkActivationTime - 1) is a multiple of 3)
  - I = (2 + 0.5 × WEExtraDelay) × GPMC_FCLK(14) if ((WEOffTime - ClkActivationTime - 2) is a multiple of 3)

(9) J = GPMC_FCLK(14)

(10) First transfer only for CLK DIV 1 mode.
(11) Half cycle; for all data after initial transfer for CLK DIV 1 mode.
(12) Half cycle of GPMC_CLKOUT; for all data for modes other than CLK DIV 1 mode. GPMC_CLKOUT divide down from GPMC_FCLK.
(13) In GPMC_CSn[i], i is equal to 0, 1, 2 or 3. In GPMC_WAIT[j], j is equal to 0 or 1.
(14) P = GPMC_CLK period in ns
(15) Related to the GPMC_CLK output clock maximum and minimum frequencies programmable in the GPMC module by setting the GPMC_CONFIG1_i configuration register bit field GPMCFCLKDIVIDER.
(16) For div_by_1_mode:

- GPMC_CONFIG1_i register: GPMCFCLKDIVIDER = 0h:
  - GPMC_CLK frequency = GPMC_FCLK frequency

For GPMC_FCLK_MUX:

- CTRLMMR_GPMC_CLKSEL[1-0] CLK_SEL = 01 = PER1_PLL_CLKOUT / 3 = 300 / 3 = 100MHz

For TIMEPARAGRANULARITY_X1:

- GPMC_CONFIG1_i Register: TIMEPARAGRANULARITY = 0h = x1 latencies (affecting RD/WRCYCLETIME, RD/WRACCESSTIME, PAGEBURSTACCESSTIME, CSONTIME, CSRD/WROFFTIME, ADVONTIME, ADVRD/WROFFTIME, OEONTIME, OEOFFTIME, WEONTIME, WEOFFTIME, CYCLE2CYCLEDELAY, BUSTURNAROUND, TIMEOUTSTARTVALUE, WRDATAONADMUXBUS)

For no extra_delay:

- GPMC_CONFIG2_i Register: CSEXTRADELAY = 0h = CSn Timing control signal is not delayed
- GPMC_CONFIG4_i Register: WEEXTRADELAY = 0h = nWE timing control signal is not delayed
- GPMC_CONFIG4_i Register: OEEXTRADELAY = 0h = nOE timing control signal is not delayed
- GPMC_CONFIG3_i Register: ADVEXTRADELAY = 0h = nADV timing control signal is not delayed



A. In GPMC_CSn[i], i is equal to 0, 1, 2 or 3.
B. In GPMC_WAIT[j], j is equal to 0 or 1.

Figure 6-49. GPMC and NOR Flash — Synchronous Single Read (GPMCFCLKDIVIDER = 0)

ADVANCE INFORMATION



A. In GPMC_CSn[i], i is equal to 0, 1, 2 or 3.
B. In GPMC_WAIT[j], j is equal to 0 or 1.

Figure 6-50. GPMC and NOR Flash — Synchronous Burst Read — 4x16–bit (GPMCFCLKDIVIDER = 0)



A. In GPMC_CSn[i], i is equal to 0, 1, 2 or 3.

B. In GPMC_WAIT[j], j is equal to 0 or 1.

Figure 6-51. GPMC and NOR Flash—Synchronous Burst Write (GPMCFCLKDIVIDER = 0)



A. In GPMC_CSn[i], i is equal to 0, 1, 2 or 3.
B. In GPMC_WAIT[j], j is equal to 0 or 1.

Figure 6-52. GPMC and Multiplexed NOR Flash — Synchronous Burst Read

ADVANCE INFORMATION



A. In GPMC_CSn[i], i is equal to 0, 1, 2 or 3.
B. In GPMC_WAIT[j], j is equal to 0 or 1.

Figure 6-53. GPMC and Multiplexed NOR Flash — Synchronous Burst Write

6.11.5.11.2 GPMC and NOR Flash — Asynchronous Mode

Table 6-61 and Table 6-62 present timing requirements and switching characteristics for GPMC and NOR Flash — Asynchronous Mode.

Table 6-61. GPMC and NOR Flash Timing Requirements – Asynchronous Mode

see Figure 6-54, Figure 6-55, Figure 6-56, and Figure 6-58

NO.	PARAMETER	DESCRIPTION	MODE	MIN	MAX	UNIT
FA5 (1)	$t_{acc(d)}$	Data access time	div_by_1_mode; GPMC_FCLK_MUX; TIMEPARAGRANULARITY_X1		H (4)	ns
FA20 (2)	$t_{acc1-pgmode(d)}$	Page mode successive data access time	div_by_1_mode; GPMC_FCLK_MUX; TIMEPARAGRANULARITY_X1		P (3)	ns
FA21 (1)	$t_{acc2-pgmode(d)}$	Page mode first data access time	div_by_1_mode; GPMC_FCLK_MUX; TIMEPARAGRANULARITY_X1		H (4)	ns

(1) The FA5 parameter illustrates the amount of time required to internally sample input data. It is expressed in number of GPMC functional clock cycles. From start of read cycle and after FA5 functional clock cycles, input data is internally sampled by active functional clock edge. FA5 value must be stored inside the AccessTime register bit field.
(2) The FA20 parameter illustrates amount of time required to internally sample successive input page data. It is expressed in number of GPMC functional clock cycles. After each access to input page data, next input page data is internally sampled by active functional clock edge after FA20 functional clock cycles. The FA20 value must be stored in the PageBurstAccessTime register bit field.
(3) P = PageBurstAccessTime × (TimeParaGranularity + 1) × GPMC_FCLK(5)
(4) H = AccessTime × (TimeParaGranularity + 1) × GPMC_FCLK(5)
(5) GPMC_FCLK is general-purpose memory controller internal functional clock period in ns.

Table 6-62. GPMC and NOR Flash Switching Characteristics – Asynchronous Mode

see Figure 6-54, Figure 6-55, Figure 6-56, Figure 6-57, Figure 6-58, and Figure 6-59

NO.	PARAMETER	DESCRIPTION	MODE (15)	MIN	MAX	UNIT
				133MHz		
FA0	$t_{w(be[x]nV)}$	Pulse duration, output lower-byte enable and command latch enable GPMC_BE0n_CLE, output upper-byte enable GPMC_BE1n valid time	Read		N (12)	ns
			Write		N (12)	
FA1	$t_{w(csnV)}$	Pulse duration, output chip select GPMC_CSn[i](13) low	Read		A (1)	ns
			Write		A (1)	
FA3	$t_{d(csnV-advnIV)}$	Delay time, output chip select GPMC_CSn[i](13) valid to output address valid and address latch enable GPMC_ADVn_ALE invalid	Read	B - 2 (2)	B + 2(2)	ns
			Write	B - 2(2)	B + 2(2)	
FA4	$t_{d(csnV-oenIV)}$	Delay time, output chip select GPMC_CSn[i](13) valid to output enable GPMC_OEn_REn invalid (Single read)	div_by_1_mode; GPMC_FCLK_MUX; TIMEPARAGRANULARITY_X1	C - 2(3)	C + 2(3)	ns
FA9	$t_{d(aV-csnV)}$	Delay time, output address GPMC_A[27:1] valid to output chip select GPMC_CSn[i](13) valid	div_by_1_mode; GPMC_FCLK_MUX; TIMEPARAGRANULARITY_X1	J - 2(9)	J + 2(9)	ns
FA10	$t_{d(be[x]nV-csnV)}$	Delay time, output lower-byte enable and command latch enable GPMC_BE0n_CLE, output upper-byte enable GPMC_BE1n valid to output chip select GPMC_CSn[i](13) valid	div_by_1_mode; GPMC_FCLK_MUX; TIMEPARAGRANULARITY_X1	J - 2(9)	J + 2(9)	ns
FA12	$t_{d(csnV-advnV)}$	Delay time, output chip select GPMC_CSn[i](13) valid to output address valid and address latch enable GPMC_ADVn_ALE valid	div_by_1_mode; GPMC_FCLK_MUX; TIMEPARAGRANULARITY_X1	K - 2(10)	K + 2(10)	ns
FA13	$t_{d(csnV-oenV)}$	Delay time, output chip select GPMC_CSn[i](13) valid to output enable GPMC_OEn_REn valid	div_by_1_mode; GPMC_FCLK_MUX; TIMEPARAGRANULARITY_X1	L - 2(11)	L + 2(11)	ns
FA16	$t_{w(aIV)}$	Pulse duration output address GPMC_A[26:1] invalid between 2 successive read and write accesses	div_by_1_mode; GPMC_FCLK_MUX; TIMEPARAGRANULARITY_X1	G (7)		ns

ADVANCE INFORMATION

Table 6-62. GPMC and NOR Flash Switching Characteristics – Asynchronous Mode (continued)

see Figure 6-54, Figure 6-55, Figure 6-56, Figure 6-57, Figure 6-58, and Figure 6-59

NO.	PARAMETER	DESCRIPTION	MODE [15]	MIN	MAX	UNIT
				133MHz		
FA18	$t_{d(csnV-oenIV)}$	Delay time, output chip select GPMC_CSn[i][13] valid to output enable GPMC_OEn_REn invalid (Burst read)	div_by_1_mode; GPMC_FCLK_MUX; TIMEPARAGRANULARITY_X1	I - 2[8]	I + 2[8]	ns
FA20	$t_{w(aV)}$	Pulse duration, output address GPMC_A[27:1] valid - 2nd, 3rd, and 4th accesses	div_by_1_mode; GPMC_FCLK_MUX; TIMEPARAGRANULARITY_X1	D [4]		ns
FA25	$t_{d(csnV-wenV)}$	Delay time, output chip select GPMC_CSn[i][13] valid to output write enable GPMC_WEn valid	div_by_1_mode; GPMC_FCLK_MUX; TIMEPARAGRANULARITY_X1	E - 2[5]	E + 2[5]	ns
FA27	$t_{d(csnV-wenIV)}$	Delay time, output chip select GPMC_CSn[i][13] valid to output write enable GPMC_WEn invalid	div_by_1_mode; GPMC_FCLK_MUX; TIMEPARAGRANULARITY_X1	F - 2[6]	F + 2[6]	ns
FA28	$t_{d(wenV-dV)}$	Delay time, output write enable GPMC_WEn valid to output data GPMC_AD[15:0] valid	div_by_1_mode; GPMC_FCLK_MUX; TIMEPARAGRANULARITY_X1		2	ns
FA29	$t_{d(dV-csnV)}$	Delay time, output data GPMC_AD[15:0] valid to output chip select GPMC_CSn[i][13] valid	div_by_1_mode; GPMC_FCLK_MUX; TIMEPARAGRANULARITY_X1	J - 2[9]	J + 2[9]	ns
FA37	$t_{d(oenV-aIV)}$	Delay time, output enable GPMC_OEn_REn valid to output address GPMC_AD[15:0] phase end	div_by_1_mode; GPMC_FCLK_MUX; TIMEPARAGRANULARITY_X1		2	ns

(1) For single read: A = (CSRdOffTime - CSOnTime) × (TimeParaGranularity + 1) × GPMC_FCLK[14]
For single write: A = (CSWrOffTime - CSOnTime) × (TimeParaGranularity + 1) × GPMC_FCLK[14]
For burst read: A = (CSRdOffTime - CSOnTime + (n - 1) × PageBurstAccessTime) × (TimeParaGranularity + 1) × GPMC_FCLK[14]
For burst write: A = (CSWrOffTime - CSOnTime + (n - 1) × PageBurstAccessTime) × (TimeParaGranularity + 1) × GPMC_FCLK[14]
with n being the page burst access number
(2) For reading: B = ((ADVRdOffTime - CSOnTime) × (TimeParaGranularity + 1) + 0.5 × (ADVExtraDelay - CSExtraDelay)) × GPMC_FCLK[14]
For writing: B = ((ADVWrOffTime - CSOnTime) × (TimeParaGranularity + 1) + 0.5 × (ADVExtraDelay - CSExtraDelay)) × GPMC_FCLK[14]
(3) C = ((OEOffTime - CSOnTime) × (TimeParaGranularity + 1) + 0.5 × (OEExtraDelay - CSExtraDelay)) × GPMC_FCLK[14]
(4) D = PageBurstAccessTime × (TimeParaGranularity + 1) × GPMC_FCLK[14]
(5) E = ((WEOnTime - CSOnTime) × (TimeParaGranularity + 1) + 0.5 × (WEExtraDelay - CSExtraDelay)) × GPMC_FCLK[14]
(6) F = ((WEOffTime - CSOnTime) × (TimeParaGranularity + 1) + 0.5 × (WEExtraDelay - CSExtraDelay)) × GPMC_FCLK[14]
(7) G = Cycle2CycleDelay × GPMC_FCLK[14]
(8) I = ((OEOffTime + (n - 1) × PageBurstAccessTime - CSOnTime) × (TimeParaGranularity + 1) + 0.5 × (OEExtraDelay - CSExtraDelay)) × GPMC_FCLK[14]
(9) J = (CSOnTime × (TimeParaGranularity + 1) + 0.5 × CSExtraDelay) × GPMC_FCLK[14]
(10) K = ((ADVOnTime - CSOnTime) × (TimeParaGranularity + 1) + 0.5 × (ADVExtraDelay - CSExtraDelay)) × GPMC_FCLK[14]
(11) L = ((OEOnTime - CSOnTime) × (TimeParaGranularity + 1) + 0.5 × (OEExtraDelay - CSExtraDelay)) × GPMC_FCLK[14]
(12) For single read: N = RdCycleTime × (TimeParaGranularity + 1) × GPMC_FCLK[14]
For single write: N = WrCycleTime × (TimeParaGranularity + 1) × GPMC_FCLK[14]
For burst read: N = (RdCycleTime + (n - 1) × PageBurstAccessTime) × (TimeParaGranularity + 1) × GPMC_FCLK[14]
For burst write: N = (WrCycleTime + (n - 1) × PageBurstAccessTime) × (TimeParaGranularity + 1) × GPMC_FCLK[14]
(13) In GPMC_CSn[i], i is equal to 0, 1, 2 or 3.
(14) GPMC_FCLK is general-purpose memory controller internal functional clock period in ns.
(15) For div_by_1_mode:

- GPMC_CONFIG1_i Register: GPMCFCLKDIVIDER = 0h:
  - GPMC_CLK frequency = GPMC_FCLK frequency

For GPMC_FCLK_MUX:

- CTRLMMR_GPMC_CLKSEL[1-0] CLK_SEL = 00 = CPSWHSDIV_CLKOUT3 = 2000/15 = 133.33MHz

For TIMEPARAGRANULARITY_X1:

- GPMC_CONFIG1_i Register: TIMEPARAGRANULARITY = 0h = x1 latencies (affecting RD/WRCYCLETIME, RD/WRACCESSTIME, PAGEBURSTACCESSTIME, CSONTIME, CSRD/WROFFTIME, ADVONTIME, ADVRD/WROFFTIME,

ADVANCE INFORMATION



A. In GPMC_CSn[i], i is equal to 0, 1, 2 or 3. In GPMC_WAIT[j], jis equal to 0 or 1.

B. FA5 parameter illustrates amount of time required to internally sample input data. It is expressed in number of GPMC functional clock cycles. From start of read cycle and after FA5 functional clock cycles, input data will be internally sampled by active functional clock edge. FA5 value must be stored inside AccessTime register bits field.

C. GPMC_FCLK is an internal clock (GPMC functional clock) not provided externally.

Figure 6-54. GPMC and NOR Flash — Asynchronous Read — Single Word

ADVANCE INFORMATION



A. In GPMC_CSn[i], i is equal to 0, 1, 2 or 3. In GPMC_WAIT[j], j is equal to 0 or 1.
B. FA5 parameter illustrates amount of time required to internally sample input data. It is expressed in number of GPMC functional clock cycles. From start of read cycle and after FA5 functional clock cycles, input data will be internally sampled by active functional clock edge. FA5 value must be stored inside AccessTime register bits field.
C. GPMC_FCLK is an internal clock (GPMC functional clock) not provided externally.

Figure 6-55. GPMC and NOR Flash — Asynchronous Read — 32–Bit



A. In GPMC_CSn[i], i is equal to 0, 1, 2 or 3. In GPMC_WAIT[j], j is equal to 0 or 1.
B. FA21 parameter illustrates amount of time required to internally sample first input page data. It is expressed in number of GPMC functional clock cycles. From start of read cycle and after FA21 functional clock cycles, first input page data will be internally sampled by active functional clock edge. FA21 calculation must be stored inside AccessTime register bits field.
C. FA20 parameter illustrates amount of time required to internally sample successive input page data. It is expressed in number of GPMC functional clock cycles. After each access to input page data, next input page data will be internally sampled by active functional clock edge after FA20 functional clock cycles. FA20 is also the duration of address phases for successive input page data (excluding first input page data). FA20 value must be stored in PageBurstAccessTime register bits field.
D. GPMC_FCLK is an internal clock (GPMC functional clock) not provided externally.

Figure 6-56. GPMC and NOR Flash — Asynchronous Read — Page Mode 4x16–Bit



A. In GPMC_CSn[i], i is equal to 0, 1, 2 or 3. In GPMC_WAIT[j], j is equal to 0 or 1.

Figure 6-57. GPMC and NOR Flash — Asynchronous Write — Single Word



A. In GPMC_CSn[i], i is equal to 0, 1, 2 or 3. In GPMC_WAIT[j], j is equal to 0 or 1.

B. FA5 parameter illustrates amount of time required to internally sample input data. It is expressed in number of GPMC functional clock cycles. From start of read cycle and after FA5 functional clock cycles, input data will be internally sampled by active functional clock edge. FA5 value must be stored inside AccessTime register bits field.

C. GPMC_FCLK is an internal clock (GPMC functional clock) not provided externally.

Figure 6-58. GPMC and Multiplexed NOR Flash — Asynchronous Read — Single Word



A. In GPMC_CSn[i], i is equal to 0, 1, 2 or 3. In GPMC_WAIT[j], j is equal to 0 or 1.

Figure 6-59. GPMC and Multiplexed NOR Flash — Asynchronous Write — Single Word

6.11.5.11.3 GPMC and NAND Flash — Asynchronous Mode

Table 6-63 and Table 6-64 present timing requirements and switching characteristics for GPMC and NAND Flash — Asynchronous Mode.

Table 6-63. GPMC and NAND Flash Timing Requirements – Asynchronous Mode

see Figure 6-62

NO.	PARAMETER	DESCRIPTION	MODE [4]	MIN MAX 133MHz	UNIT
GNF12 [1]	$t_{acc(d)}$	Access time, input data GPMC_AD[15:0] [3]	div_by_1_mode; GPMC_FCLK_MUX; TIMEPARAGRANULARITY_X1	J [2]	ns

(1) The GNF12 parameter illustrates the amount of time required to internally sample input data. It is expressed in number of GPMC functional clock cycles. From start of the read cycle and after GNF12 functional clock cycles, input data is internally sampled by the active functional clock edge. The GNF12 value must be stored inside AccessTime register bit field.
(2) J = AccessTime × (TimeParaGranularity + 1) × GPMC_FCLK[3]
(3) GPMC_FCLK is general-purpose memory controller internal functional clock period in ns.
(4) For div_by_1_mode:

- GPMC_CONFIG1_i Register: GPMCFCLKDIVIDER = 0h:
  - GPMC_CLK frequency = GPMC_FCLK frequency

For GPMC_FCLK_MUX:

- CTRLMMR_GPMC_CLKSEL[1-0] CLK_SEL = 00 = CPSWHSDIV_CLKOUT3 = 2000/15 = 133.33MHz

For TIMEPARAGRANULARITY_X1:

- GPMC_CONFIG1_i Register: TIMEPARAGRANULARITY = 0h = x1 latencies (affecting RD/WRCYCLETIME, RD/WRACCESSTIME, PAGEBURSTACCESSTIME, CSONTIME, CSRD/WROFFTIME, ADVONTIME, ADVRD/WROFFTIME, OEONTIME, OEOFFTIME, WEONTIME, WEOFFTIME, CYCLE2CYCLEDELAY, BUSTURNAROUND, TIMEOUTSTARTVALUE, WRDATAONADMUXBUS)

Table 6-64. GPMC and NAND Flash Switching Characteristics – Asynchronous Mode

see Figure 6-60, Figure 6-61, Figure 6-62 and Figure 6-63

NO.	PARAMETER		MODE [4]	MIN	MAX	UNIT
GNF0	$t_{w(wenV)}$	Pulse duration, output write enable GPMC_WEn valid	div_by_1_mode; GPMC_FCLK_MUX; TIMEPARAGRANULARITY_X1	A		ns
GNF1	$t_{d(csnV-wenV)}$	Delay time, output chip select GPMC_CSn[i][2] valid to output write enable GPMC_WEn valid	div_by_1_mode; GPMC_FCLK_MUX; TIMEPARAGRANULARITY_X1	B - 2	B + 2	ns
GNF2	$t_{w(cleH-wenV)}$	Delay time, output lower-byte enable and command latch enable GPMC_BE0n_CLE high to output write enable GPMC_WEn valid	div_by_1_mode; GPMC_FCLK_MUX; TIMEPARAGRANULARITY_X1	C - 2	C + 2	ns
GNF3	$t_{w(wenV-dV)}$	Delay time, output data GPMC_AD[15:0] valid to output write enable GPMC_WEn valid	div_by_1_mode; GPMC_FCLK_MUX; TIMEPARAGRANULARITY_X1	D - 2	D + 2	ns
GNF4	$t_{w(wenIV-dIV)}$	Delay time, output write enable GPMC_WEn invalid to output data GPMC_AD[15:0] invalid	div_by_1_mode; GPMC_FCLK_MUX; TIMEPARAGRANULARITY_X1	E - 2	E + 2	ns
GNF5	$t_{w(wenIV-cleIV)}$	Delay time, output write enable GPMC_WEn invalid to output lower-byte enable and command latch enable GPMC_BE0n_CLE invalid	div_by_1_mode; GPMC_FCLK_MUX; TIMEPARAGRANULARITY_X1	F - 2	F + 2	ns
GNF6	$t_{w(wenIV-CSn[i]V)}$	Delay time, output write enable GPMC_WEn invalid to output chip select GPMC_CSn[i][2] invalid	div_by_1_mode; GPMC_FCLK_MUX; TIMEPARAGRANULARITY_X1	G - 2	G + 2	ns
GNF7	$t_{w(aleH-wenV)}$	Delay time, output address valid and address latch enable GPMC_ADVn_ALE high to output write enable GPMC_WEn valid	div_by_1_mode; GPMC_FCLK_MUX; TIMEPARAGRANULARITY_X1	C - 2	C + 2	ns

Table 6-64. GPMC and NAND Flash Switching Characteristics – Asynchronous Mode (continued)

see Figure 6-60, Figure 6-61, Figure 6-62 and Figure 6-63

NO.	PARAMETER		MODE [4]	MIN	MAX	UNIT
GNF8	$t_{w(wenIV-aleIV)}$	Delay time, output write enable GPMC_WEn invalid to output address valid and address latch enable GPMC_ADVn_ALE invalid	div_by_1_mode; GPMC_FCLK_MUX; TIMEPARAGRANULARITY_X1	F - 2	F + 2	ns
GNF9	$t_{c(wen)}$	Cycle time, write	div_by_1_mode; GPMC_FCLK_MUX; TIMEPARAGRANULARITY_X1		H	ns
GNF10	$t_{d(csnV-oenV)}$	Delay time, output chip select GPMC_CSn[i][2] valid to output enable GPMC_OEn_REn valid	div_by_1_mode; GPMC_FCLK_MUX; TIMEPARAGRANULARITY_X1	I - 2	I + 2	ns
GNF13	$t_{w(oenV)}$	Pulse duration, output enable GPMC_OEn_REn valid	div_by_1_mode; GPMC_FCLK_MUX; TIMEPARAGRANULARITY_X1		K	ns
GNF14	$t_{c(oen)}$	Cycle time, read	div_by_1_mode; GPMC_FCLK_MUX; TIMEPARAGRANULARITY_X1	L		ns
GNF15	$t_{w(oenIV-CSn[i]V)}$	Delay time, output enable GPMC_OEn_REn invalid to output chip select GPMC_CSn[i][2] invalid	div_by_1_mode; GPMC_FCLK_MUX; TIMEPARAGRANULARITY_X1	M - 2	M + 2	ns

(1) A = (WEOffTime - WEOnTime) × (TimeParaGranularity + 1) × GPMC_FCLK[3]
(2) In GPMC_CSn[i], i is equal to 0, 1, 2 or 3.
(3) GPMC_FCLK is general-purpose memory controller internal functional clock period in ns.
(4) For div_by_1_mode:

- GPMC_CONFIG1_i Register: GPMCFCLKDIVIDER = 0h:
  - GPMC_CLK frequency = GPMC_FCLK frequency

For GPMC_FCLK_MUX:

- CTRLMMR_GPMC_CLKSEL[1-0] CLK_SEL = 00 = CPSWHSDIV_CLKOUT3 = 2000/15 = 133.33MHz

For TIMEPARAGRANULARITY_X1:

- GPMC_CONFIG1_i Register: TIMEPARAGRANULARITY = 0h = x1 latencies (affecting RD/WRCYCLETIME, RD/WRACCESSTIME, PAGEBURSTACCESSTIME, CSONTIME, CSRD/WROFFTIME, ADVONTIME, ADVRD/WROFFTIME, OEONTIME, OEOFFTIME, WEONTIME, WEOFFTIME, CYCLE2CYCLEDELAY, BUSTURNAROUND, TIMEOUTSTARTVALUE, WRDATAONADMUXBUS)



A. In GPMC_CSn[i], i is equal to 0, 1, 2 or 3.

Figure 6-60. GPMC and NAND Flash — Command Latch Cycle



A. In GPMC_CSn[i], i is equal to 0, 1, 2 or 3.

Figure 6-61. GPMC and NAND Flash — Address Latch Cycle



A. GNF12 parameter illustrates amount of time required to internally sample input data. It is expressed in number of GPMC functional clock cycles. From start of read cycle and after GNF12 functional clock cycles, input data will be internally sampled by active functional clock edge. GNF12 value must be stored inside AccessTime register bits field.
B. GPMC_FCLK is an internal clock (GPMC functional clock) not provided externally.
C. In GPMC_CSn[i], i is equal to 0, 1, 2 or 3. In GPMC_WAIT[j], j is equal to 0 or 1.

Figure 6-62. GPMC and NAND Flash — Data Read Cycle

ADVANCE INFORMATION



A. `In GPMC_CSn[i], i is equal to 0, 1, 2 or 3.

Figure 6-63. GPMC and NAND Flash — Data Write Cycle

ADVANCE INFORMATION

6.11.5.12 I2C

The device contains five multicontroller Inter-Integrated Circuit (I2C) controllers. Each I2C controller was designed to be compliant to the Philips I²C-bus™ specification version 2.1. However, the device IOs are not fully compliant to the I2C electrical specification. The speeds supported and exceptions are described per port below:

- I2C0, I2C1,I2C3, WKUP_I2C0, and I2C2 (except when using the ANB package pins with "I2C OD FS" Buffer Type),
  - Speeds:
    - Standard-mode (up to 100Kbits/s)
      - 1.8V
      - 3.3V
    - Fast-mode (up to 400Kbits/s)
      - 1.8V
      - 3.3V
  - Exceptions:
    - The IOs associated with these ports are not compliant to the fall time requirements defined in the I2C specification because they are implemented with higher performance LVCMOS push-pull IOs that were designed to support other signal functions that could not be implemented with I2C compatible IOs. The LVCMOS IOs being used on these ports are connected such they emulate open-drain outputs. This emulation is achieved by forcing a constant low output and disabling the output buffer to enter the Hi-Z state.
    - The I2C specification defines a maximum input voltage V_{IH} of ($V_{DD_{max}}$ + 0.5V), which exceeds the absolute maximum ratings for the device IOs. The system must be designed to ensure the I2C signals never exceed the limits defined in the *Absolute Maximum Ratings* section of this datasheet.
- I2C2 (only when using the ANB package pins with "I2C OD FS" Buffer Type)
  - Speeds:
    - Standard-mode (up to 100Kbits/s)
      - 1.8V
      - 3.3V
    - Fast-mode (up to 400Kbits/s)
      - 1.8V
      - 3.3V
    - Hs-mode (up to 3.4Mbits/s)
      - 1.8V
  - Exceptions:
    - The IOs associated with these ports were not design to support Hs-mode while operating at 3.3V. So Hs-mode is limited to 1.8V operation.
    - The rise and fall times of the I2C signals connected to these ports must not exceed a slew rate of 0.08V/ns (or 8E+7V/s). This limit is more restrictive than the minimum fall time limits defined in the I2C specification. Therefore, it may be necessary to add additional capacitance to the I2C signals to slow the rise and fall times such that they do not exceed a slew rate of 0.08V/ns.
    - The I2C specification defines a maximum input voltage V_{IH} of ($V_{DD_{max}}$ + 0.5V), which exceeds the absolute maximum ratings for the device IOs. The system must be designed to ensure the I2C signals never exceed the limits defined in the *Absolute Maximum Ratings* section of this datasheet.

Note

I2C3 has one or more signals which can be multiplexed to more than one pin. Timing is only valid for specific pin combinations known as IOSETs. Valid pin combinations or IOSETs for this interface are defined in the **SysConfig-PinMux Tool**.

Refer to the Philips I2C-bus specification version 2.1 for timing details.

ADVANCE INFORMATION

For more details about features and additional description information on the device Inter-Integrated Circuit, see the corresponding subsections within *Signal Descriptions* and *Detailed Description* sections.

6.11.5.13 MCAN

Table 6-65 and Table 6-66 presents timing conditions and switching characteristics for MCAN.

For more details about features and additional description information on the device Controller Area Network Interface, see the corresponding subsections within *Signal Descriptions* and *Detailed Description* sections.

Note

The device has multiple MCAN modules. MCANn is a generic prefix applied to MCAN signal names, where n represents the specific MCAN module.

Table 6-65. MCAN Timing Conditions

PARAMETER		MIN	MAX	UNIT
INPUT CONDITIONS				
SR_I	Input slew rate	2	15	V/ns
OUTPUT CONDITIONS				
C_L	Output load capacitance	5	20	pF

Table 6-66. MCAN Switching Characteristics

NO.	PARAMETER	DESCRIPTION	MIN	MAX	UNIT
MCAN1	$t_{d(MCAN\_TX)}$	Delay time, transmit shift register to MCANn_TX		10	ns
MCAN2	$t_{d(MCAN\_RX)}$	Delay time, MCANn_RX to receive shift register		10	ns

For more information, see *Controller Area Network (MCAN)* section in *Peripherals* chapter in the device TRM.

ADVANCE INFORMATION

6.11.5.14 MCASP

Note

McASP has one or more signals which can be multiplexed to more than one pin. Timing requirements and switching characteristics defined in this section are only valid for specific pin combinations known as IOSETs. Valid pin combinations or IOSETs for this interface are defined in the **SysConfig-PinMux Tool**.

Table 6-67, Table 6-68, Figure 6-64, Table 6-69, and Figure 6-65 present timing conditions, timing requirements, and switching characteristics for MCASP.

Table 6-67. MCASP Timing Conditions

PARAMETER		MIN	MAX	UNIT
INPUT CONDITIONS				
SR_I	Input slew rate	0.7	5	V/ns
OUTPUT CONDITIONS				
C_L	Output load capacitance	1	10	pF
PCB CONNECTIVITY REQUIREMENTS				
$t_{d(Trace\ Delay)}$	Propagation delay of each trace	100	1100	ps
$t_{d(Trace\ Mismatch\ Delay)}$	Propagation delay mismatch across all traces		100	ps

Table 6-68. MCASP Timing Requirements

see Figure 6-64

NO.			MODE(1)	MIN	MAX	UNIT
ASP1	$t_{c(AHCLKRX)}$	Cycle time, MCASP[x]_AHCLKR/X(4)		20		ns
ASP2	$t_{w(AHCLKRX)}$	Pulse duration, MCASP[x]_AHCLKR/X(4) high or low		0.5P(2) - 1.53		ns
ASP3	$t_{c(ACLKRX)}$	Cycle time, MCASP[x]_ACLKR/X(4)		20		ns
ASP4	$t_{w(ACLKRX)}$	Pulse duration, MCASP[x]_ACLKR/X(4) high or low		0.5R(3) - 1.53		ns
ASP5	$t_{su(AFSRX-ACLKRX)}$	Setup time, MCASP[x]_AFSR/X(4) input valid before MCASP[x]_ACLKR/X(4)	ACLKR/X int	9.29		ns
			ACLKR/X ext in/out	4		
ASP6	$t_{h(ACLKRX-AFSRX)}$	Hold time, MCASP[x]_AFSR/X(4) input valid after MCASP[x]_ACLKR/X(4)	ACLKR/X int	-1		ns
			ACLKR/X ext in/out	1.6		
ASP7	$t_{su(AXR-ACLKRX)}$	Setup time, MCASP[x]_AXR(4) input valid before MCASP[x]_ACLKR/X(4)	ACLKR/X int	9.29		ns
			ACLKR/X ext in/out	4		
ASP8	$t_{h(ACLKRX-AXR)}$	Hold time, MCASP[x]_AXR(4) input valid after MCASP[x]_ACLKR/X(4)	ACLKR/X int	-1		ns
			ACLKR/X ext in/out	1.6		

(1) ACLKR internal: ACLKRCTL.CLKRM=1, PDIR.ACLKR = 1
ACLKR external input: ACLKRCTL.CLKRM=0, PDIR.ACLKR=0
ACLKR external output: ACLKRCTL.CLKRM=0, PDIR.ACLKR=1
ACLKX internal: ACLKXCTL.CLKXM=1, PDIR.ACLKX = 1
ACLKX external input: ACLKXCTL.CLKXM=0, PDIR.ACLKX=0
ACLKX external output: ACLKXCTL.CLKXM=0, PDIR.ACLKX=1
(2) P = AHCLKR/X period in ns. For details on AHCLKR/X clock source options, see the McASP Clocks table in the Multichannel Audio Serial Port (MCASP) section of the Module Integration chapter found in the Technical Reference Manual.
(3) R = ACLKR/X period in ns.
(4) x in MCASP[x]_* is 0, 1 or 2



A. For CLKRP = CLKXP = 0, the MCASP transmitter is configured for rising edge (to shift data out) and the MCASP receiver is configured for falling edge (to shift data in).

B. For CLKRP = CLKXP = 1, the MCASP transmitter is configured for falling edge (to shift data out) and the MCASP receiver is configured for rising edge (to shift data in).

Figure 6-64. MCASP Timing Requirements

ADVANCE INFORMATION

Table 6-69. MCASP Switching Characteristics

see Figure 6-65

NO.	PARAMETER	DESCRIPTION	MODE(1)	MIN	MAX	UNIT
ASP9	$t_{c(AHCLKRX)}$	Cycle time, MCASP[x]_AHCLKR/X(4)		20		ns
ASP10	$t_{w(AHCLKRX)}$	Pulse duration, MCASP[x]_AHCLKR/X(4) high or low		0.5P(2) - 2		ns
ASP11	$t_{c(ACLKRX)}$	Cycle time, MCASP[x]_ACLKR/X(4)		20		ns
ASP12	$t_{w(ACLKRX)}$	Pulse duration, MCASP[x]_ACLKR/X(4) high or low		0.5R(3) - 2		ns
ASP13	$t_{d(ACLKRX-AFSRX)}$	Delay time, MCASP[x]_ACLKR/X(4) transmit edge to MCASP[x]_AFSR/X(4) output valid	ACLKR/X int	-1	7.25	ns
			ACLKR/X ext in/out	-15.29	12.84	
ASP14	$t_{d(ACLKX-AXR)}$	Delay time, MCASP[x]_ACLKX(4) transmit edge to MCASP[x]_AXR(4) output valid	ACLKR/X int	-1	7.25	ns
			ACLKR/X ext in/out	-15.29	12.84	
ASP15	$t_{dis(ACLKX-AXR)}$	Disable time, MCASP[x]_ACLKX(4) transmit edge to MCASP[x]_AXR(4) output high impedance	ACLKR/X int	-1	7.25	ns
			ACLKR/X ext in/out	-14.9	14	

(1) ACLKR internal: ACLKRCTL.CLKRM=1, PDIR.ACLKR = 1
ACLKR external input: ACLKRCTL.CLKRM=0, PDIR.ACLKR=0
ACLKR external output: ACLKRCTL.CLKRM=0, PDIR.ACLKR=1
ACLKX internal: ACLKXCTL.CLKXM=1, PDIR.ACLKX = 1
ACLKX external input: ACLKXCTL.CLKXM=0, PDIR.ACLKX=0
ACLKX external output: ACLKXCTL.CLKXM=0, PDIR.ACLKX=1
(2) P = AHCLKR/X period in ns. For details on AHCLKR/X clock source options, see the McASP Clocks table in the Multichannel Audio Serial Port (MCASP) section of the Module Integration chapter found in the Technical Reference Manual.
(3) R = ACLKR/X period in ns.
(4) x in MCASP[x]_* is 0, 1 or 2

ADVANCE INFORMATION



A. For CLKRP = CLKXP = 1, the MCASP transmitter is configured for falling edge (to shift data out) and the MCASP receiver is configured for rising edge (to shift data in).

B. For CLKRP = CLKXP = 0, the MCASP transmitter is configured for rising edge (to shift data out) and the MCASP receiver is configured for falling edge (to shift data in).

Figure 6-65. MCASP Switching Characteristics

For more information, see *Multichannel Audio Serial Port (MCASP)* section in *Peripherals* chapter in the device TRM.

ADVANCE INFORMATION

6.11.5.15 MCSPI

Note

McSPI has one or more signals which can be multiplexed to more than one pin. Timing requirements and switching characteristics defined in this section are only valid for specific pin combinations known as IOSETs. Valid pin combinations or IOSETs for this interface are defined in the **SysConfig-PinMux Tool**.

For more details about features and additional description information on the device Serial Port Interface, see the corresponding subsections within *Signal Descriptions* and *Detailed Description* sections.

Table 6-70 presents timing conditions for MCSPI.

Table 6-70. MCSPI Timing Conditions

PARAMETER		MIN	MAX	UNIT
INPUT CONDITIONS				
SR_I	Input slew rate	2	8.5	V/ns
OUTPUT CONDITIONS				
C_L	Output load capacitance	6	12	pF

For more information, see *Multichannel Serial Peripheral Interface (MCSPI)* section in *Peripherals* chapter in the device TRM.

6.11.5.15.1 MCSPI — Controller Mode

Table 6-71, Figure 6-66, Table 6-72, and Figure 6-67 present timing requirements and switching characteristics for SPI – Controller Mode.

Table 6-71. MCSPI Timing Requirements – Controller Mode

see Figure 6-66

NO.	PARAMETER	DESCRIPTION	MIN	MAX	UNIT
SM4	$t_{su(POCI-SPICLK)}$	Setup time, SPIn_D[x] valid before SPIn_CLK active edge	2.8		ns
SM5	$t_{h(SPICLK-POCI)}$	Hold time, SPIn_D[x] valid after SPIn_CLK active edge	3		ns



Figure 6-66. SPI Controller Mode Receive Timing

ADVANCE INFORMATION

Table 6-72. MCSPI Switching Characteristics - Controller Mode

see Figure 6-67

NO.	PARAMETER			MIN	MAX	UNIT
SM1	$t_{c(SPICLK)}$	Cycle time, SPIn_CLK		20		ns
SM2	$t_{w(SPICLKL)}$	Pulse duration, SPIn_CLK low		0.5P - 1 (1)		ns
SM3	$t_{w(SPICLKH)}$	Pulse duration, SPIn_CLK high		0.5P - 1 (1)		ns
SM6	$t_{d(SPICLK-PICO)}$	Delay time, SPIn_CLK active edge to SPIn_D[x]		-3	2.5	ns
SM7	$t_{d(CS-PICO)}$	Delay time, SPIn_CSi active edge to SPIn_D[x]		5		ns
SM8	$t_{d(CS-SPICLK)}$	Delay time, SPIn_CSi active to SPIn_CLK first edge	PHA = 0	B - 4 (2)		ns
			PHA = 1	A - 4 (3)		ns
SM9	$t_{d(SPICLK-CS)}$	Delay time, SPIn_CLK last edge to SPIn_CSi inactive	PHA = 0	A - 4 (4)		ns
			PHA = 1	B - 4 (5)		ns

(1) P = SPIn_CLK period in ns.

(2) T_ref is the period of the McSPI functional clock in ns. Fratio is the divide ratio of McSPI functional clock frequency to SPIn_CLK clock frequency, controlled by the CLKD and CLKG bit fields in the MSPI_CH(i)CONF register and the EXTCLK bit field in the MSPI_CH(i)CTRL register. TCS(i) is the value programmed into the chip select time control bit field of the MSPI_CH(i)CONF register.
- When Fratio = 1; B = (TCS(i) + 0.5) * T_ref.
- When Fratio ≥ 2 and even value; B = (TCS(i) + 0.5) * Fratio * T_ref.
- When Fratio ≥ 3 and odd value; B = ((TCS(i) * Fratio) + ((Fratio + 1) / 2)) * T_ref.

(3) T_ref is the period of the McSPI functional clock. Fratio is the divide ratio of McSPI functional clock frequency to SPIn_CLK clock frequency, controlled by the CLKD and CLKG bit fields in the MSPI_CH(i)CONF register and the EXTCLK bit field in the MSPI_CH(i)CTRL register. TCS(i) is the value programmed into the chip select time control bit field of the MSPI_CH(i)CONF register.
- When Fratio = 1; A = (TCS(i) + 1) * T_ref.
- When Fratio ≥ 2 and even value; A = (TCS(i) + 0.5) * Fratio * T_ref.
- When Fratio ≥ 3 and odd value; A = ((TCS(i) * Fratio) + ((Fratio - 1) / 2)) * T_ref.

(4) T_ref is the period of the McSPI functional clock. Fratio is the divide ratio of McSPI functional clock frequency to SPIn_CLK clock frequency, controlled by the CLKD and CLKG bit fields in the MSPI_CH(i)CONF register and the EXTCLK bit field in the MSPI_CH(i)CTRL register. TCS(i) is the value programmed into the chip select time control bit field of the MSPI_CH(i)CONF register.
- When Fratio = 1; A = (TCS(i) + 1) * T_ref.
- When Fratio ≥ 2 and even value; A = (TCS(i) + 0.5) * Fratio * T_ref.
- When Fratio ≥ 3 and odd value; A = ((TCS(i) * Fratio) + ((Fratio + 1) / 2)) * T_ref.

(5) T_ref is the period of the McSPI functional clock. Fratio is the divide ratio of McSPI functional clock frequency to SPIn_CLK clock frequency, controlled by the CLKD and CLKG bit fields in the MSPI_CH(i)CONF register and the EXTCLK bit field in the MSPI_CH(i)CTRL register. TCS(i) is the value programmed into the chip select time control bit field of the MSPI_CH(i)CONF register.
- When Fratio = 1; B = (TCS(i) + 0.5) * T_ref.
- When Fratio ≥ 2 and even value; B = (TCS(i) + 0.5) * Fratio * T_ref.
- When Fratio ≥ 3 and odd value; B = ((TCS(i) * Fratio) + ((Fratio - 1) / 2)) * T_ref.



Figure 6-67. SPI Controller Mode Transmit Timing

ADVANCE INFORMATION

6.11.5.15.2 MCSPI — Peripheral Mode

Table 6-73, Figure 6-68, Table 6-74, and Figure 6-69 present timing requirements and switching characteristics for SPI – Peripheral Mode.

Table 6-73. MCSPI Timing Requirements – Peripheral Mode

see Figure 6-68

NO.	PARAMETER	DESCRIPTION	MIN	MAX	UNIT
SS1	$t_{c(SPICLK)}$	Cycle time, SPIn_CLK	20		ns
SS2	$t_{w(SPICLKL)}$	Pulse duration, SPIn_CLK low	0.45P (1)		ns
SS3	$t_{w(SPICLKH)}$	Pulse duration, SPIn_CLK high	0.45P (1)		ns
SS4	$t_{su(PICO-SPICLK)}$	Setup time, SPIn_D[x] valid before SPIn_CLK active edge	5		ns
SS5	$t_{h(SPICLK-PICO)}$	Hold time, SPIn_D[x] valid after SPIn_CLK active edge	5		ns
SS8	$t_{su(CS-SPICLK)}$	Setup time, SPIn_CSi valid before SPIn_CLK first edge	5		ns
SS9	$t_{h(SPICLK-CS)}$	Hold time, SPIn_CSi valid after SPIn_CLK last edge	5		ns

(1) P = SPIn_CLK period in ns.



Figure 6-68. SPI Peripheral Mode Receive Timing

Table 6-74. MCSPI Switching Characteristics – Peripheral Mode

see Figure 6-69

NO.	PARAMETER	DESCRIPTION	MIN	MAX	UNIT
SS6	$t_{d(SPICLK-POCI)}$	Delay time, SPIn_CLK active edge to SPIn_D[x]	2	17.12	ns
SS7	$t_{sk(CS-POCI)}$	Delay time, SPIn_CSi active edge to SPIn_D[x]	20.95		ns



Figure 6-69. SPI Peripheral Mode Transmit Timing

ADVANCE INFORMATION

6.11.5.16 MMCSD

The MMCSD Host Controller provides an interface to embedded Multi-Media Card (MMC), Secure Digital (SD), and Secure Digital IO (SDIO) devices. The MMCSD Host Controller deals with MMC/SD/SDIO protocol at transmission level, data packing, adding cyclic redundancy checks (CRCs), start/end bit insertion, and checking for syntactical correctness.

For more details about MMCSD interfaces, see the corresponding MMC0, MMC1, and MMC2 subsections within *Signal Descriptions* and *Detailed Description* sections.

Note

Some operating modes require software configuration of the MMC DLL delay settings, as shown in Table 6-75 and Table 6-93.

The modes which show a value of "Tuning" in the ITAPDLYSEL column of Table 6-75 and Table 6-93 require a tuning algorithm to be used for optimizing input timing. Refer to the MMCSD Programming Guide in the device TRM for more information on the tuning algorithm and configuration of input delays required to optimize input timing.

For more information, see *Multi-Media Card/Secure Digital (MMCSD) Interface* section in *Peripherals* chapter in the device TRM.

6.11.5.16.1 MMC0 - eMMC/SD/SDIO Interface

MMC0 interface is compliant with the JEDEC eMMC electrical standard v5.1 (JESD84-B51) and it supports the following eMMC applications:

- Legacy SDR
- High Speed SDR
- HS200

MMC0 interface is also compliant with the SD Host Controller Standard Specification 4.10 and SD Physical Layer Specification v3.01 as well as SDIO Specification v3.00 and it supports the following SD Card applications:

- Default Speed
- High Speed
- UHS–I SDR12
- UHS–I SDR25
- UHS–I SDR50
- UHS–I DDR50
- UHS–I SDR104

Table 6-75 presents the required DLL software configuration settings for MMC0 timing modes.

Table 6-75. MMC0 DLL Delay Mapping for all Timing Modes

REGISTER NAME		MMCSD0_SS_PHY_CTRL_4_REG				MMCSD0_SS_PHY_CTRL_5_REG
BIT FIELD		[20]	[15:12]	[8]	[4:0]	[2:0]
BIT FIELD NAME		OTAPDLYENA	OTAPDLYSEL	ITAPDLYENA	ITAPDLYSEL	CLKBUFSEL
MODE	DESCRIPTION	DELAY ENABLE	DELAY VALUE	INPUT DELAY ENABLE	INPUT DELAY VALUE	DELAY BUFFER DURATION
Legacy SDR	8-bit PHY operating 1.8V, 25MHz	0x1	0x0	0x0	NA(1)	0x7
	8-bit PHY operating 3.3V, 25MHz	0x1	0x0	0x0	NA(1)	0x7
High Speed SDR	8-bit PHY operating 1.8V, 50MHz	0x1	0x0	0x0	NA(1)	0x7
	8-bit PHY operating 3.3V, 50MHz	0x1	0x0	0x0	NA(1)	0x7
HS200	8-bit PHY operating 1.8V, 200MHz	0x1	0x6	0x1	Tuning(2)	0x7
Default Speed	4-bit PHY operating 3.3V, 25MHz	0x1	0x0	0x1	0x0	0x7
High Speed	4-bit PHY operating 3.3V, 50MHz	0x1	0x0	0x1	0x0	0x7
UHS-I SDR12	4-bit PHY operating 1.8V, 25MHz	0x1	0xF	0x1	0x0	0x7
UHS-I SDR25	4-bit PHY operating 1.8V, 50MHz	0x1	0xF	0x1	0x0	0x7
UHS-I SDR50	4-bit PHY operating 1.8V, 100MHz	0x1	0xC	0x1	Tuning(2)	0x7
UHS-I DDR50	4-bit PHY operating 1.8V, 50MHz	0x1	0x9	0x1	Tuning(2)	0x7
UHS-I SDR104	4-bit PHY operating 1.8V, 200MHz	0x1	0x6	0x1	Tuning(2)	0x7

(1) NA means Not Applicable
(2) Tuning means this mode requires a tuning algorithm to be used for optimal input timing

ADVANCE INFORMATION

Table 6-76 presents timing conditions for MMC0.

Table 6-76. MMC0 Timing Conditions

PARAMETER			MIN	MAX	UNIT
INPUT CONDITIONS					
SR_I	Input slew rate	Legacy SDR @ 3.3V High Speed SDR @ 3.3V Default Speed High Speed	0.69	2.06	V/ns
		Legacy SDR @ 1.8V UHS-I SDR12	0.14	1.44	V/ns
		High Speed SDR @ 1.8V UHS-I SDR25	0.3	1.34	V/ns
		UHS-I DDR50	1	2	V/ns
OUTPUT CONDITIONS					
C_L	Output load capacitance	HS200 UHS-I SDR104	1	10	pF
		All other modes	1	12	pF
PCB CONNECTIVITY REQUIREMENTS					
$t_{d(Trace\ Delay)}$	Propagation delay of each trace	Legacy SDR High Speed SDR HS200	126	756	ps
		Default Speed High Speed UHS-I SDR12 UHS-I SDR25 UHS-I SDR50 UHS-I SDR104	126	1386	ps
		UHS-I DDR50	239	1134	ps
$t_{d(Trace\ Mismatch\ Delay)}$	Propagation delay mismatch across all traces	High Speed SDR HS200 High Speed UHS-I SDR104		8	ps
		UHS-I DDR50		20	ps
		All other modes		100	ps

6.11.5.16.1.1 Legacy SDR Mode

Table 6-77, Figure 6-70, Table 6-78, and Figure 6-71 present timing requirements and switching characteristics for MMC0 – Legacy SDR Mode.

Table 6-77. MMC0 Timing Requirements – Legacy SDR Mode

see Figure 6-70

NO.			IO Operating Voltage	MIN	MAX	UNIT
LSDR1	$t_{su(cmdV-clkH)}$	Setup time, MMC0_CMD valid before MMC0_CLK rising edge	1.8V	4.2		ns
			3.3V	2.15		ns
LSDR2	$t_{h(clkH-cmdV)}$	Hold time, MMC0_CMD valid after MMC0_CLK rising edge	1.8V	0.87		ns
			3.3V	1.67		ns
LSDR3	$t_{su(dV-clkH)}$	Setup time, MMC0_DAT[7:0] valid before MMC0_CLK rising edge	1.8V	4.2		ns
			3.3V	2.15		ns
LSDR4	$t_{h(clkH-dV)}$	Hold time, MMC0_DAT[7:0] valid after MMC0_CLK rising edge	1.8V	0.87		ns
			3.3V	1.67		ns



Figure 6-70. MMC0 – Legacy SDR – Receive Mode

Table 6-78. MMC0 Switching Characteristics – Legacy SDR Mode

see Figure 6-71

NO.	PARAMETER		IO Operating Voltage	MIN	MAX	UNIT
	$f_{op(clk)}$	Operating frequency, MMC0_CLK			25	MHz
LSDR5	$t_{c(clk)}$	Cycle time, MMC0_CLK		40		ns
LSDR6	$t_{w(clkH)}$	Pulse duration, MMC0_CLK high		18.7		ns
LSDR7	$t_{w(clkL)}$	Pulse duration, MMC0_CLK low		18.7		ns
LSDR8	$t_{d(clkL-cmdV)}$	Delay time, MMC0_CLK falling edge to MMC0_CMD transition	1.8V	-2.1	2.1	ns
			3.3V	-1.8	2.2	ns
LSDR9	$t_{d(clkL-dV)}$	Delay time, MMC0_CLK falling edge to MMC0_DAT[7:0] transition	1.8V	-2.1	2.1	ns
			3.3V	-1.8	2.2	ns



Figure 6-71. MMC0 – Legacy SDR – Transmit Mode

ADVANCE INFORMATION

6.11.5.16.1.2 High Speed SDR Mode

Table 6-79, Figure 6-72, Table 6-80, and Figure 6-73 present timing requirements and switching characteristics for MMC0 – High Speed SDR Mode.

Table 6-79. MMC0 Timing Requirements – High Speed SDR Mode

see Figure 6-72

NO.			IO Operating Voltage	MIN	MAX	UNIT
HSSDR1	$t_{su(cmdV-clkH)}$	Setup time, MMC0_CMD valid before MMC0_CLK rising edge	1.8V	2.15		ns
			3.3V	2.24		ns
HSSDR2	$t_{h(clkH-cmdV)}$	Hold time, MMC0_CMD valid after MMC0_CLK rising edge	1.8V	1.27		ns
			3.3V	1.66		ns
HSSDR3	$t_{su(dV-clkH)}$	Setup time, MMC0_DAT[7:0] valid before MMC0_CLK rising edge	1.8V	2.15		ns
			3.3V	2.24		ns
HSSDR4	$t_{h(clkH-dV)}$	Hold time, MMC0_DAT[7:0] valid after MMC0_CLK rising edge	1.8V	1.27		ns
			3.3V	1.66		ns



Figure 6-72. MMC0 – High Speed SDR Mode – Receive Mode

Table 6-80. MMC0 Switching Characteristics – High Speed SDR Mode

see Figure 6-73

NO.	PARAMETER		IO Operating Voltage	MIN	MAX	UNIT
	$f_{op(clk)}$	Operating frequency, MMC0_CLK			50	MHz
HSSDR5	$t_{c(clk)}$	Cycle time, MMC0_CLK		20		ns
HSSDR6	$t_{w(clkH)}$	Pulse duration, MMC0_CLK high		9.2		ns
HSSDR7	$t_{w(clkL)}$	Pulse duration, MMC0_CLK low		9.2		ns
HSSDR8	$t_{d(clkL-cmdV)}$	Delay time, MMC0_CLK falling edge to MMC0_CMD transition	1.8V	-1.55	3.05	ns
			3.3V	-1.8	2.2	ns
HSSDR9	$t_{d(clkL-dV)}$	Delay time, MMC0_CLK falling edge to MMC0_DAT[7:0] transition	1.8V	-1.55	3.05	ns
			3.3V	-1.8	2.2	ns



Figure 6-73. MMC0 – High Speed SDR Mode – Transmit Mode

6.11.5.16.1.3 HS200 Mode

Table 6-81 and Figure 6-74 present switching characteristics for MMC0 – HS200 Mode.

Table 6-81. MMC0 Switching Characteristics – HS200 Mode

see Figure 6-74

NO.	PARAMETER		MIN	MAX	UNIT
	$f_{op(clk)}$	Operating frequency, MMC0_CLK		200	MHz
HS2005	$t_{c(clk)}$	Cycle time, MMC0_CLK	5		ns
HS2006	$t_{w(clkH)}$	Pulse duration, MMC0_CLK high	2.12		ns
HS2007	$t_{w(clkL)}$	Pulse duration, MMC0_CLK low	2.12		ns
HS2008	$t_{d(clkL-cmdV)}$	Delay time, MMC0_CLK rising edge to MMC0_CMD transition	1.07	3.21	ns
HS2009	$t_{d(clkL-dV)}$	Delay time, MMC0_CLK rising edge to MMC0_DAT[7:0] transition	1.07	3.21	ns



Figure 6-74. MMC0 – HS200 Mode – Transmit Mode

ADVANCE INFORMATION

6.11.5.16.1.4 Default Speed Mode

Table 6-82, Figure 6-75, Table 6-83, and Figure 6-76 present timing requirements and switching characteristics for MMC0 – Default Speed Mode.

Table 6-82. Timing Requirements for MMC0 – Default Speed Mode

see Figure 6-75

NO.			MIN	MAX	UNIT
DS1	$t_{su(cmdV-clkH)}$	Setup time, MMC0_CMD valid before MMC0_CLK rising edge	2.15		ns
DS2	$t_{h(clkH-cmdV)}$	Hold time, MMC0_CMD valid after MMC0_CLK rising edge	1.67		ns
DS3	$t_{su(dV-clkH)}$	Setup time, MMC0_DAT[3:0] valid before MMC0_CLK rising edge	2.15		ns
DS4	$t_{h(clkH-dV)}$	Hold time, MMC0_DAT[3:0] valid after MMC0_CLK rising edge	1.67		ns



Figure 6-75. MMC0 – Default Speed – Receive Mode

Table 6-83. Switching Characteristics for MMC0 – Default Speed Mode

see Figure 6-76

NO.	PARAMETER		MIN	MAX	UNIT
	$f_{op(clk)}$	Operating frequency, MMC0_CLK		25	MHz
DS5	$t_{c(clk)}$	Cycle time, MMC0_CLK	40		ns
DS6	$t_{w(clkH)}$	Pulse duration, MMC0_CLK high	18.7		ns
DS7	$t_{w(clkL)}$	Pulse duration, MMC0_CLK low	18.7		ns
DS8	$t_{d(clkL-cmdV)}$	Delay time, MMC0_CLK falling edge to MMC0_CMD transition	- 1.8	2.2	ns
DS9	$t_{d(clkL-dV)}$	Delay time, MMC0_CLK falling edge to MMC0_DAT[3:0] transition	- 1.8	2.2	ns



Figure 6-76. MMC0 – Default Speed – Transmit Mode

6.11.5.16.1.5 High Speed Mode

Table 6-84, Figure 6-77, Table 6-85, and Figure 6-78 present timing requirements and switching characteristics for MMC0 – High Speed Mode.

Table 6-84. Timing Requirements for MMC0 – High Speed Mode

see Figure 6-77

NO.			MIN	MAX	UNIT
HS1	$t_{su(cmdV-clkH)}$	Setup time, MMC0_CMD valid before MMC0_CLK rising edge	2.24		ns
HS2	$t_{h(clkH-cmdV)}$	Hold time, MMC0_CMD valid after MMC0_CLK rising edge	1.66		ns
HS3	$t_{su(dV-clkH)}$	Setup time, MMC0_DAT[3:0] valid before MMC0_CLK rising edge	2.24		ns
HS4	$t_{h(clkH-dV)}$	Hold time, MMC0_DAT[3:0] valid after MMC0_CLK rising edge	1.66		ns



Figure 6-77. MMC0 – High Speed – Receive Mode

Table 6-85. Switching Characteristics for MMC0 – High Speed Mode

see Figure 6-78

NO.	PARAMETER		MIN	MAX	UNIT
	$f_{op(clk)}$	Operating frequency, MMC0_CLK		50	MHz
HS5	$t_{c(clk)}$	Cycle time. MMC0_CLK	20		ns
HS6	$t_{w(clkH)}$	Pulse duration, MMC0_CLK high	9.2		ns
HS7	$t_{w(clkL)}$	Pulse duration, MMC0_CLK low	9.2		ns
HS8	$t_{d(clkL-cmdV)}$	Delay time, MMC0_CLK falling edge to MMC0_CMD transition	-1.8	2.2	ns
HS9	$t_{d(clkL-dV)}$	Delay time, MMC0_CLK falling edge to MMC0_DAT[3:0] transition	-1.8	2.2	ns



Figure 6-78. MMC0 – High Speed – Transmit Mode

ADVANCE INFORMATION

6.11.5.16.1.6 UHS–I SDR12 Mode

Table 6-86, Figure 6-79, Table 6-87, and Figure 6-80 present timing requirements and switching characteristics for MMC0 – UHS-I SDR12 Mode.

Table 6-86. Timing Requirements for MMC0 – UHS-I SDR12 Mode

see Figure 6-79

NO.			MIN	MAX	UNIT
SDR121	$t_{su(cmdV-clkH)}$	Setup time, MMC0_CMD valid before MMC0_CLK rising edge	4.2		ns
SDR122	$t_{h(clkH-cmdV)}$	Hold time, MMC0_CMD valid after MMC0_CLK rising edge	0.87		ns
SDR123	$t_{su(dV-clkH)}$	Setup time, MMC0_DAT[3:0] valid before MMC0_CLK rising edge	4.2		ns
SDR124	$t_{h(clkH-dV)}$	Hold time, MMC0_DAT[3:0] valid after MMC0_CLK rising edge	0.87		ns



Figure 6-79. MMC0 – UHS-I SDR12 – Receive Mode

Table 6-87. Switching Characteristics for MMC0 – UHS-I SDR12 Mode

see Figure 6-80

NO.	PARAMETER		MIN	MAX	UNIT
	$f_{op(clk)}$	Operating frequency, MMC0_CLK		25	MHz
SDR125	$t_{c(clk)}$	Cycle time, MMC0_CLK	40		ns
SDR126	$t_{w(clkH)}$	Pulse duration, MMC0_CLK high	18.7		ns
SDR127	$t_{w(clkL)}$	Pulse duration, MMC0_CLK low	18.7		ns
SDR128	$t_{d(clkL-cmdV)}$	Delay time, MMC0_CLK rising edge to MMC0_CMD transition	1.5	8.6	ns
SDR129	$t_{d(clkL-dV)}$	Delay time, MMC0_CLK rising edge to MMC0_DAT[3:0] transition	1.5	8.6	ns



Figure 6-80. MMC0 – UHS-I SDR12 – Transmit Mode

6.11.5.16.1.7 UHS–I SDR25 Mode

Table 6-88, Figure 6-81, Table 6-89, and Figure 6-82 present timing requirements and switching characteristics for MMC0 – UHS-I SDR25 Mode.

Table 6-88. Timing Requirements for MMC0 – UHS-I SDR25 Mode

see Figure 6-81

NO.			MIN	MAX	UNIT
SDR251	$t_{su(cmdV-clkH)}$	Setup time, MMC0_CMD valid before MMC0_CLK rising edge	2.15		ns
SDR252	$t_{h(clkH-cmdV)}$	Hold time, MMC0_CMD valid after MMC0_CLK rising edge	1.27		ns
SDR253	$t_{su(dV-clkH)}$	Setup time, MMC0_DAT[3:0] valid before MMC0_CLK rising edge	2.15		ns
SDR254	$t_{h(clkH-dV)}$	Hold time, MMC0_DAT[3:0] valid after MMC0_CLK rising edge	1.27		ns



Figure 6-81. MMC0 – UHS-I SDR25 – Receive Mode

Table 6-89. Switching Characteristics for MMC0 – UHS-I SDR25 Mode

see Figure 6-82

NO.	PARAMETER		MIN	MAX	UNIT
	$f_{op(clk)}$	Operating frequency, MMC0_CLK		50	MHz
SDR255	$t_{c(clk)}$	Cycle time, MMC0_CLK	20		ns
SDR256	$t_{w(clkH)}$	Pulse duration, MMC0_CLK high	9.2		ns
SDR257	$t_{w(clkL)}$	Pulse duration, MMC0_CLK low	9.2		ns
SDR258	$t_{d(clkL-cmdV)}$	Delay time, MMC0_CLK rising edge to MMC0_CMD transition	2.4	8.1	ns
SDR259	$t_{d(clkL-dV)}$	Delay time, MMC0_CLK rising edge to MMC0_DAT[3:0] transition	2.4	8.1	ns



Figure 6-82. MMC0 – UHS-I SDR25 – Transmit Mode

ADVANCE INFORMATION

6.11.5.16.1.8 UHS–I SDR50 Mode

Table 6-90 and Figure 6-83 presents switching characteristics for MMC0 – UHS-I SDR50 Mode.

Table 6-90. Switching Characteristics for MMC0 – UHS-I SDR50 Mode

see Figure 6-83

NO.	PARAMETER		MIN	MAX	UNIT
	$f_{op(clk)}$	Operating frequency, MMC0_CLK		100	MHz
SDR505	$t_{c(clk)}$	Cycle time, MMC0_CLK	10		ns
SDR506	$t_{w(clkH)}$	Pulse duration, MMC0_CLK high	4.45		ns
SDR507	$t_{w(clkL)}$	Pulse duration, MMC0_CLK low	4.45		ns
SDR508	$t_{d(clkL-cmdV)}$	Delay time, MMC0_CLK rising edge to MMC0_CMD transition	1.2	6.35	ns
SDR509	$t_{d(clkL-dV)}$	Delay time, MMC0_CLK rising edge to MMC0_DAT[3:0] transition	1.2	6.35	ns



Figure 6-83. MMC0 – UHS-I SDR50 – Transmit Mode

ADVANCE INFORMATION

6.11.5.16.1.9 UHS–I DDR50 Mode

Table 6-91 and Figure 6-84 present switching characteristics for MMC0 – UHS-I DDR50 Mode.

Table 6-91. Switching Characteristics for MMC0 – UHS-I DDR50 Mode

see Figure 6-84

NO.	PARAMETER		MIN	MAX	UNIT
	$f_{op(clk)}$	Operating frequency, MMC0_CLK		50	MHz
DDR505	$t_{c(clk)}$	Cycle time, MMC0_CLK	20		ns
DDR506	$t_{w(clkH)}$	Pulse duration, MMC0_CLK high	9.2		ns
DDR507	$t_{w(clkL)}$	Pulse duration, MMC0_CLK low	9.2		ns
DDR508	$t_{d(clk-cmdV)}$	Delay time, MMC0_CLK rising edge to MMC0_CMD transition	1.12	6.43	ns
DDR509	$t_{d(clk-dV)}$	Delay time, MMC0_CLK transition to MMC0_DAT[3:0] transition	1.12	6.43	ns



Figure 6-84. MMC0 – UHS-I DDR50 – Transmit Mode

ADVANCE INFORMATION

6.11.5.16.1.10 UHS–I SDR104 Mode

Table 6-92 and Figure 6-85 present switching characteristics for MMC0 – UHS-I SDR104 Mode.

Table 6-92. Switching Characteristics for MMC0 – UHS-I SDR104 Mode

see Figure 6-85

NO.	PARAMETER		MIN	MAX	UNIT
	$f_{op(clk)}$	Operating frequency, MMC0_CLK		200	MHz
SDR1045	$t_{c(clk)}$	Cycle time, MMC0_CLK	5		ns
SDR1046	$t_{w(clkH)}$	Pulse duration, MMC0_CLK high	2.12		ns
SDR1047	$t_{w(clkL)}$	Pulse duration, MMC0_CLK low	2.12		ns
SDR1048	$t_{d(clkL-cmdV)}$	Delay time, MMC0_CLK rising edge to MMC0_CMD transition	1.07	3.21	ns
SDR1049	$t_{d(clkL-dV)}$	Delay time, MMC0_CLK rising edge to MMC0_DAT[3:0] transition	1.07	3.21	ns



Figure 6-85. MMC0 – UHS-I SDR104 – Transmit Mode

ADVANCE INFORMATION

6.11.5.16.2 MMC1/MMC2 - SD/SDIO Interface

MMC1/MMC2 interface is compliant with the SD Host Controller Standard Specification 4.10 and SD Physical Layer Specification v3.01 as well as SDIO Specification v3.00 and it supports the following SD Card applications:

- Default speed
- High speed
- UHS–I SDR12
- UHS–I SDR25
- UHS–I SDR50
- UHS–I DDR50
- UHS–I SDR104

Table 6-93 presents the required DLL software configuration settings for MMC1/2 timing modes.

Table 6-93. MMC1/MMC2 DLL Delay Mapping for all Timing Modes

REGISTER NAME		MMCSD1_SS_PHY_CTRL_4_REG/ MMCSD2_SS_PHY_CTRL_4_REG				MMCSD1_SS_PHY_CTRL_5_REG/ MMCSD2_SS_PHY_CTRL_5_REG
BIT FIELD		[20]	[15:12]	[8]	[4:0]	[2:0]
BIT FIELD NAME		OTAPDLYENA	OTAPDLYSEL	ITAPDLYENA	ITAPDLYSEL	CLKBUFSEL
MODE	DESCRIPTION	DELAY ENABLE	DELAY VALUE	INPUT DELAY ENABLE	INPUT DELAY VALUE	DELAY BUFFER DURATION
Default Speed	4-bit PHY operating 3.3V, 25MHz	0x1	0x0	0x1	0x0	0x7
High Speed	4-bit PHY operating 3.3V, 50MHz	0x1	0x0	0x1	0x0	0x7
UHS-I SDR12	4-bit PHY operating 1.8V, 25MHz	0x1	0xF	0x1	0x0	0x7
UHS-I SDR25	4-bit PHY operating 1.8V, 50MHz	0x1	0xF	0x1	0x0	0x7
UHS-I SDR50	4-bit PHY operating 1.8V, 100MHz	0x1	0xC	0x1	Tuning(1)	0x7
UHS-I DDR50	4-bit PHY operating 1.8V, 50MHz	0x1	0x9	0x1	Tuning(1)	0x7
UHS-I SDR104	4-bit PHY operating 1.8V, 200MHz	0x1	0x6	0x1	Tuning(1)	0x7

(1) Tuning means this mode requires a tuning algorithm to be used for optimal input timing

ADVANCE INFORMATION

Table 6-94 presents timing conditions for MMC1.

Table 6-94. MMC1/MMC2 Timing Conditions

PARAMETER			MIN	MAX	UNIT
Input Conditions					
SR_I	Input slew rate	Default Speed High Speed	0.69	2.06	V/ns
		UHS–I SDR12 UHS–I SDR25	0.34	1.34	V/ns
		UHS–I DDR50	1	2	V/ns
Output Conditions					
C_L	Output load capacitance	All modes	1	10	pF
PCB Connectivity Requirements					
$t_{d(Trace\ Delay)}$	Propagation delay of each trace	UHS–I DDR50	239	1134	ps
		All other modes	126	1386	ps
$t_{d(Trace\ Mismatch\ Delay)}$	Propagation delay mismatch across all traces	High Speed UHS–I SDR104		8	ps
		UHS–I DDR50		20	ps
		All other modes		100	ps

ADVANCE INFORMATION

6.11.5.16.2.1 Default Speed Mode

Table 6-95, Figure 6-86, Table 6-96, and Figure 6-87 present timing requirements and switching characteristics for MMC1/MMC2 – Default Speed Mode.

Table 6-95. Timing Requirements for MMC1/MMC2 – Default Speed Mode

see Figure 6-86

NO.			MIN	MAX	UNIT
DS1	$t_{su(cmdV-clkH)}$	Setup time, MMCx_CMD valid before MMCx_CLK rising edge	2.15		ns
DS2	$t_{h(clkH-cmdV)}$	Hold time, MMCx_CMD valid after MMCx_CLK rising edge	1.67		ns
DS3	$t_{su(dV-clkH)}$	Setup time, MMCx_DAT[3:0] valid before MMCx_CLK rising edge	2.15		ns
DS4	$t_{h(clkH-dV)}$	Hold time, MMCx_DAT[3:0] valid after MMCx_CLK rising edge	1.67		ns



Figure 6-86. MMC1/MMC2 – Default Speed – Receive Mode

Table 6-96. Switching Characteristics for MMC1/MMC2 – Default Speed Mode

see Figure 6-87

NO.	PARAMETER		MIN	MAX	UNIT
	$f_{op(clk)}$	Operating frequency, MMCx_CLK		25	MHz
DS5	$t_{c(clk)}$	Cycle time, MMCx_CLK	40		ns
DS6	$t_{w(clkH)}$	Pulse duration, MMCx_CLK high	18.7		ns
DS7	$t_{w(clkL)}$	Pulse duration, MMCx_CLK low	18.7		ns
DS8	$t_{d(clkL-cmdV)}$	Delay time, MMCx_CLK falling edge to MMCx_CMD transition	- 1.8	2.2	ns
DS9	$t_{d(clkL-dV)}$	Delay time, MMCx_CLK falling edge to MMCx_DAT[3:0] transition	- 1.8	2.2	ns



Figure 6-87. MMC1/MMC2 – Default Speed – Transmit Mode

ADVANCE INFORMATION

6.11.5.16.2.2 High Speed Mode

Table 6-97, Figure 6-88, Table 6-98, and Figure 6-89 present timing requirements and switching characteristics for MMC1/MMC2 – High Speed Mode.

Table 6-97. Timing Requirements for MMC1/MMC2 – High Speed Mode

see Figure 6-88

NO.			MIN	MAX	UNIT
HS1	$t_{su(cmdV-clkH)}$	Setup time, MMCx_CMD valid before MMCx_CLK rising edge	2.24		ns
HS2	$t_{h(clkH-cmdV)}$	Hold time, MMCx_CMD valid after MMCx_CLK rising edge	1.66		ns
HS3	$t_{su(dV-clkH)}$	Setup time, MMCx_DAT[3:0] valid before MMCx_CLK rising edge	2.24		ns
HS4	$t_{h(clkH-dV)}$	Hold time, MMCx_DAT[3:0] valid after MMCx_CLK rising edge	1.66		ns



Figure 6-88. MMC1/MMC2 – High Speed – Receive Mode

Table 6-98. Switching Characteristics for MMC1/MMC2 – High Speed Mode

see Figure 6-89

NO.	PARAMETER		MIN	MAX	UNIT
	$f_{op(clk)}$	Operating frequency, MMCx_CLK		50	MHz
HS5	$t_{c(clk)}$	Cycle time. MMCx_CLK	20		ns
HS6	$t_{w(clkH)}$	Pulse duration, MMCx_CLK high	9.2		ns
HS7	$t_{w(clkL)}$	Pulse duration, MMCx_CLK low	9.2		ns
HS8	$t_{d(clkL-cmdV)}$	Delay time, MMCx_CLK falling edge to MMCx_CMD transition	- 1.8	2.2	ns
HS9	$t_{d(clkL-dV)}$	Delay time, MMCx_CLK falling edge to MMCx_DAT[3:0] transition	- 1.8	2.2	ns



Figure 6-89. MMC1/MMC2 – High Speed – Transmit Mode

6.11.5.16.2.3 UHS–I SDR12 Mode

Table 6-99, Figure 6-90, Table 6-100, and Figure 6-91 present timing requirements and switching characteristics for MMC1/MMC2 – UHS-I SDR12 Mode.

Table 6-99. Timing Requirements for MMC1/MMC2 – UHS-I SDR12 Mode

see Figure 6-90

NO.			MIN	MAX	UNIT
SDR121	$t_{su(cmdV-clkH)}$	Setup time, MMCx_CMD valid before MMCx_CLK rising edge	4.2		ns
SDR122	$t_{h(clkH-cmdV)}$	Hold time, MMCx_CMD valid after MMCx_CLK rising edge	0.87		ns
SDR123	$t_{su(dV-clkH)}$	Setup time, MMCx_DAT[3:0] valid before MMCx_CLK rising edge	4.2		ns
SDR124	$t_{h(clkH-dV)}$	Hold time, MMCx_DAT[3:0] valid after MMCx_CLK rising edge	0.87		ns



Figure 6-90. MMC1/MMC2 – UHS-I SDR12 – Receive Mode

Table 6-100. Switching Characteristics for MMC1/MMC2 – UHS-I SDR12 Mode

see Figure 6-91

NO.	PARAMETER		MIN	MAX	UNIT
	$f_{op(clk)}$	Operating frequency, MMCx_CLK		25	MHz
SDR125	$t_{c(clk)}$	Cycle time, MMCx_CLK	40		ns
SDR126	$t_{w(clkH)}$	Pulse duration, MMCx_CLK high	18.7		ns
SDR127	$t_{w(clkL)}$	Pulse duration, MMCx_CLK low	18.7		ns
SDR128	$t_{d(clkL-cmdV)}$	Delay time, MMCx_CLK rising edge to MMCx_CMD transition	1.5	8.6	ns
SDR129	$t_{d(clkL-dV)}$	Delay time, MMCx_CLK rising edge to MMCx_DAT[3:0] transition	1.5	8.6	ns



Figure 6-91. MMC1/MMC2 – UHS-I SDR12 – Transmit Mode

ADVANCE INFORMATION

6.11.5.16.2.4 UHS–I SDR25 Mode

Table 6-101, Figure 6-92, Table 6-102, and Figure 6-93 present timing requirements and switching characteristics for MMC1/MMC2 – UHS-I SDR25 Mode.

Table 6-101. Timing Requirements for MMC1/MMC2 – UHS-I SDR25 Mode

see Figure 6-92

NO.			MIN	MAX	UNIT
SDR251	$t_{su(cmdV-clkH)}$	Setup time, MMCx_CMD valid before MMCx_CLK rising edge	2.15		ns
SDR252	$t_{h(clkH-cmdV)}$	Hold time, MMCx_CMD valid after MMCx_CLK rising edge	1.27		ns
SDR253	$t_{su(dV-clkH)}$	Setup time, MMCx_DAT[3:0] valid before MMCx_CLK rising edge	2.15		ns
SDR254	$t_{h(clkH-dV)}$	Hold time, MMCx_DAT[3:0] valid after MMCx_CLK rising edge	1.27		ns



Figure 6-92. MMC1/MMC2 – UHS-I SDR25 – Receive Mode

Table 6-102. Switching Characteristics for MMC1/MMC2 – UHS-I SDR25 Mode

see Figure 6-93

NO.	PARAMETER		MIN	MAX	UNIT
	$f_{op(clk)}$	Operating frequency, MMCx_CLK		50	MHz
SDR255	$t_{c(clk)}$	Cycle time, MMCx_CLK	20		ns
SDR256	$t_{w(clkH)}$	Pulse duration, MMCx_CLK high	9.2		ns
SDR257	$t_{w(clkL)}$	Pulse duration, MMCx_CLK low	9.2		ns
SDR258	$t_{d(clkL-cmdV)}$	Delay time, MMCx_CLK rising edge to MMCx_CMD transition	2.4	8.1	ns
SDR259	$t_{d(clkL-dV)}$	Delay time, MMCx_CLK rising edge to MMCx_DAT[3:0] transition	2.4	8.1	ns



Figure 6-93. MMC1/MMC2 – UHS-I SDR25 – Transmit Mode

6.11.5.16.2.5 UHS–I SDR50 Mode

Table 6-103 and Figure 6-94 presents switching characteristics for MMC1/MMC2 – UHS-I SDR50 Mode.

Table 6-103. Switching Characteristics for MMC1/MMC2 – UHS-I SDR50 Mode

see Figure 6-94

NO.	PARAMETER		MIN	MAX	UNIT
	$f_{op(clk)}$	Operating frequency, MMCx_CLK		100	MHz
SDR505	$t_{c(clk)}$	Cycle time, MMCx_CLK	10		ns
SDR506	$t_{w(clkH)}$	Pulse duration, MMCx_CLK high	4.45		ns
SDR507	$t_{w(clkL)}$	Pulse duration, MMCx_CLK low	4.45		ns
SDR508	$t_{d(clkL-cmdV)}$	Delay time, MMCx_CLK rising edge to MMCx_CMD transition	1.2	6.35	ns
SDR509	$t_{d(clkL-dV)}$	Delay time, MMCx_CLK rising edge to MMCx_DAT[3:0] transition	1.2	6.35	ns



Figure 6-94. MMC1/MMC2 – UHS-I SDR50 – Transmit Mode

ADVANCE INFORMATION

6.11.5.16.2.6 UHS–I DDR50 Mode

Table 6-104 and Figure 6-95 present switching characteristics for MMC1/MMC2 – UHS-I DDR50 Mode.

Table 6-104. Switching Characteristics for MMC1/MMC2 – UHS-I DDR50 Mode

see Figure 6-95

NO.	PARAMETER		MIN	MAX	UNIT
	$f_{op(clk)}$	Operating frequency, MMCx_CLK		50	MHz
DDR505	$t_{c(clk)}$	Cycle time, MMCx_CLK	20		ns
DDR506	$t_{w(clkH)}$	Pulse duration, MMCx_CLK high	9.2		ns
DDR507	$t_{w(clkL)}$	Pulse duration, MMCx_CLK low	9.2		ns
DDR508	$t_{d(clk-cmdV)}$	Delay time, MMCx_CLK rising edge to MMCx_CMD transition	1.12	6.43	ns
DDR509	$t_{d(clk-dV)}$	Delay time, MMCx_CLK transition to MMCx_DAT[3:0] transition	1.12	6.43	ns



Figure 6-95. MMC1/MMC2 – UHS-I DDR50 – Transmit Mode

ADVANCE INFORMATION

6.11.5.16.2.7 UHS–I SDR104 Mode

Table 6-105 and Figure 6-96 present switching characteristics for MMC1/MMC2 – UHS-I SDR104 Mode.

Table 6-105. Switching Characteristics for MMC1/MMC2 – UHS-I SDR104 Mode

see Figure 6-96

NO.	PARAMETER		MIN	MAX	UNIT
	$f_{op(clk)}$	Operating frequency, MMCx_CLK		200	MHz
SDR1045	$t_{c(clk)}$	Cycle time, MMCx_CLK	5		ns
SDR1046	$t_{w(clkH)}$	Pulse duration, MMCx_CLK high	2.12		ns
SDR1047	$t_{w(clkL)}$	Pulse duration, MMCx_CLK low	2.12		ns
SDR1048	$t_{d(clkL-cmdV)}$	Delay time, MMCx_CLK rising edge to MMCx_CMD transition	1.07	3.21	ns
SDR1049	$t_{d(clkL-dV)}$	Delay time, MMCx_CLK rising edge to MMCx_DAT[3:0] transition	1.07	3.21	ns



Figure 6-96. MMC1/MMC2 – UHS-I SDR104 – Transmit Mode

ADVANCE INFORMATION

6.11.5.17 OSPI

OSPI0 offers two data capture modes, PHY mode and Tap mode.

PHY mode uses an internal reference clock to transmit and receive data via a DLL based PHY, where each reference clock cycle produces a single cycle of OSPI0_CLK for Single Data Rate (SDR) transfers or a half cycle of OSPI0_CLK for Double Data Rate (DDR) transfers. PHY mode supports four clocking topologies for the receive data capture clock. Internal PHY Loopback - uses the internal reference clock as the PHY receive data capture clock. Internal Pad Loopback - uses OSPI0_LBCLKO looped back into the PHY from the OSPI0_LBCLKO pin as the PHY receive data capture clock. External Board Loopback - uses OSPI0_LBCLKO looped back into the PHY from the OSPI0_DQS pin as the PHY receive data capture clock. DQS - uses the DQS output from the attached device as the PHY receive data capture clock. SDR transfers are not supported when using the Internal Pad Loopback and DQS clocking topologies. DDR transfers are not supported when using the Internal PHY Loopback or Internal Pad Loopback clocking topologies.

Tap mode uses an internal reference clock with selectable taps to adjusted data transmit and receive capture delays relative to OSPI0_CLK, which is a divide by 4 of the internal reference clock for SDR transfers or a divide by 8 of the internal reference clock for DDR transfers. Tap mode only supports one clocking topology for the receive data capture clock. No Loopback - uses the internal reference clock as the Tap receive data capture clock. This clocking topology supports a maximum internal reference clock rate of 200MHz, which produces an OSPI0_CLK rate up to 50MHz for SDR mode or 25MHz for DDR mode.

For more information, see *Octal Serial Peripheral Interface (OSPI)* section in *Peripherals* chapter in the device TRM.

For more details about features and additional description information on the device Octal Serial Peripheral Interface, see the corresponding subsections within *Signal Descriptions* and *Detailed Description* sections.

Section 6.11.5.17.1 defines timing requirements and switching characteristics associated with PHY mode and Section 6.11.5.17.2 defines timing requirements and switching characteristics associated with Tap mode.

Table 6-106 presents timing conditions for OSPI0.

Table 6-106. OSPI0 Timing Conditions

PARAMETER		MODE	MIN	MAX	UNIT
INPUT CONDITIONS					
SR_I	Input slew rate		1	6	V/ns
OUTPUT CONDITIONS					
C_L	Output load capacitance		3	10	pF
PCB CONNECTIVITY REQUIREMENTS					
$t_{d(Trace\ Delay)}$	Propagation delay of OSPI0_CLK trace	No Loopback Internal PHY Loopback Internal Pad Loopback		450	ps
	Propagation delay of OSPI0_LBCLKO trace	External Board Loopback	2L(1) - 30	2L(1) + 30	ps
	Propagation delay of OSPI0_DQS trace	DQS	L(1) - 30	L(1) + 30	ps
$t_{d(Trace\ Mismatch\ Delay)}$	Propagation delay mismatch of OSPI0_D[7:0] and OSPI0_CSn[3:0] relative to OSPI0_CLK	All modes		60	ps

(1) L = Propagation delay of OSPI0_CLK trace

6.11.5.17.1 OSPI0 PHY Mode

6.11.5.17.1.1 OSPI With Data Training

Table 6-107 presents switching characteristics for OSPI with Data Training.

Table 6-107. OSPI Switching Characteristics – Data Training

PARAMETER		MODE	MIN	MAX	UNIT
$t_{c(CLK)}$	Cycle time, CLK	1.8V, SDR	6.02		ns
		3.3V, SDR	7.52		ns
		1.8V, DDR	6.02		ns
		3.3V, DDR	7.52		ns

6.11.5.17.1.2 OSPI Without Data Training

Note

The I/O Timings provided in this section are only applicable when data training is not implemented. Additionally, the I/O Timings are valid only for some OSPI usage modes when the corresponding DLL Delays are configured as described in Table 6-108.

Table 6-108. OSPI DLL Delay Mapping for Timing Modes

MODE	OSPI_PHY_CONFIGURATION_REG BIT FIELD	DELAY VALUE
1.8V, OSPI0 DDR TX	PHY_CONFIG_TX_DLL_DELAY_FLD	0x45
3.3V, OSPI0 DDR TX	PHY_CONFIG_TX_DLL_DELAY_FLD	0x46
1.8V, OSPI0 DQS	PHY_CONFIG_RX_DLL_DELAY_FLD	0x14
3.3V, OSPI0 DQS	PHY_CONFIG_RX_DLL_DELAY_FLD	0x3A
All other modes	PHY_CONFIG_TX_DLL_DELAY_FLD, PHY_CONFIG_RX_DLL_DELAY_FLD	0x0

6.11.5.17.1.2.1 OSPI0 PHY SDR Timing

Table 6-109 defines DLL delays required for OSPI0 PHY SDR Mode. Table 6-110, Figure 6-97, Figure 6-98, Table 6-111, and Figure 6-99 present timing requirements and switching characteristics for OSPI0 PHY SDR Mode.

Table 6-109. OSPI0 DLL Delay Mapping for PHY SDR Timing Modes

MODE	OSPI_PHY_CONFIGURATION_REG BIT FIELD	DELAY VALUE
Transmit		
All modes	PHY_CONFIG_TX_DLL_DELAY_FLD	0x0
Receive		
All modes	PHY_CONFIG_RX_DLL_DELAY_FLD	0x0

Table 6-110. OSPI0 Timing Requirements – PHY SDR Mode

see Figure 6-97 and Figure 6-98

NO.			MODE	MIN	MAX	UNIT
O19	$t_{su(D-CLK)}$	Setup time, OSPI0_D[7:0] valid before active OSPI0_CLK edge	1.8V, SDR with Internal PHY Loopback	4.8		ns
			3.3V, SDR with Internal PHY Loopback	5.19		ns
O20	$t_{h(CLK-D)}$	Hold time, OSPI0_D[7:0] valid after active OSPI0_CLK edge	1.8V, SDR with Internal PHY Loopback	-0.5		ns
			3.3V, SDR with Internal PHY Loopback	-0.5		ns
O21	$t_{su(D-LBCLK)}$	Setup time, OSPI0_D[7:0] valid before active OSPI0_DQS edge	1.8V, SDR with External Board Loopback	0.6		ns
			3.3V, SDR with External Board Loopback	0.9		ns

ADVANCE INFORMATION

Table 6-110. OSPI0 Timing Requirements – PHY SDR Mode (continued)

see Figure 6-97 and Figure 6-98

NO.			MODE	MIN	MAX	UNIT
O22	$t_{h(LBCLK-D)}$	Hold time, OSPI0_D[7:0] valid after active OSPI0_DQS edge	1.8V, SDR with External Board Loopback	1.7		ns
			3.3V, SDR with External Board Loopback	2.0		ns



Figure 6-97. OSPI0 Timing Requirements – PHY SDR with Internal PHY Loopback



Figure 6-98. OSPI0 Timing Requirements – PHY SDR with External Board Loopback

ADVANCE INFORMATION

Table 6-111. OSPI0 Switching Characteristics – PHY SDR Mode

see Figure 6-99

NO.	PARAMETER		MODE	MIN	MAX	UNIT
O7	$t_{c(CLK)}$	Cycle time, OSPI0_CLK	1.8V	7		ns
			3.3V	6.03		ns
O8	$t_{w(CLKL)}$	Pulse duration, OSPI0_CLK low		((0.475P(1)) - 0.3)		ns
O9	$t_{w(CLKH)}$	Pulse duration, OSPI0_CLK high		((0.475P(1)) - 0.3)		ns
O10	$t_{d(CSn-CLK)}$	Delay time, OSPI0_CSn[3:0] active edge to OSPI0_CLK rising edge		((0.475P(1)) + (0.975M(2)R(4)) + (0.04TD(5)) - 1)	((0.525P(1)) + (1.025M(2)R(4)) + (0.11TD(5)) + 1)	ns
O11	$t_{d(CLK-CSn)}$	Delay time, OSPI0_CLK rising edge to OSPI0_CSn[3:0] inactive edge		((0.475P(1)) + (0.975N(3)R(4)) - (0.11TD(5)) - 1)	((0.525P(1)) + (1.025N(3)R(4)) - (0.04TD(5)) + 1)	ns
O12	$t_{d(CLK-D)}$	Delay time, OSPI0_CLK active edge to OSPI0_D[7:0] transition	1.8V	-1.16	1.25	ns
			3.3V	-1.33	1.51	ns

(1) P = SCLK cycle time in ns = OSPI0_CLK cycle time in ns
(2) M = OSPI_DEV_DELAY_REG[D_INIT_FLD]
(3) N = OSPI_DEV_DELAY_REG[D_AFTER_FLD]
(4) R = reference clock cycle time in ns
(5) TD = PHY_CONFIG_TX_DLL_DELAY_FLD



Figure 6-99. OSPI0 Switching Characteristics – PHY SDR

ADVANCE INFORMATION

6.11.5.17.1.2.2 OSPI0 PHY DDR Timing

Table 6-112 defines DLL delays required for OSPI0 PHY DDR Mode. Table 6-113, Figure 6-100, Table 6-114, and Figure 6-101 present timing requirements and switching characteristics for OSPI0 PHY DDR Mode.

Table 6-112. OSPI0 DLL Delay Mapping for PHY DDR Timing Modes

MODE	OSPI_PHY_CONFIGURATION_REG BIT FIELD	DELAY VALUE
Transmit		
1.8V	PHY_CONFIG_TX_DLL_DELAY_FLD	0x46
3.3V	PHY_CONFIG_TX_DLL_DELAY_FLD	0x43
Receive		
1.8V, DQS	PHY_CONFIG_RX_DLL_DELAY_FLD	0x15
3.3V, DQS	PHY_CONFIG_RX_DLL_DELAY_FLD	0x3A
All other modes	PHY_CONFIG_RX_DLL_DELAY_FLD	0x0

Table 6-113. OSPI0 Timing Requirements – PHY DDR Mode

see Figure 6-100

NO.			MODE	MIN	MAX	UNIT
O15	$t_{su(D-LBCLK)}$	Setup time, OSPI0_D[7:0] valid before active OSPI0_DQS edge	1.8V, DDR with External Board Loopback	0.53		ns
			1.8V, DDR with DQS	-0.46		ns
			3.3V, DDR with External Board Loopback	1.23		ns
			3.3V, DDR with DQS	-0.66		ns
O16	$t_{h(LBCLK-D)}$	Hold time, OSPI0_D[7:0] valid after active OSPI0_DQS edge	1.8V, DDR with External Board Loopback	1.24(1)		ns
			1.8V, DDR with DQS	3.59		ns
			3.3V, DDR with External Board Loopback	1.44(1)		ns
			3.3V, DDR with DQS	7.92		ns

(1) This Hold time requirement is larger than the Hold time provided by a typical OSPI/QSPI/SPI device. Therefore, the trace length between the SoC and attached OSPI/QSPI/SPI device must be sufficiently long enough to ensure that the Hold time is met at the SoC. The length of the SoC's external loopback clock (OSPI0_LBCLKO to OSPI0_DQS) may need to be shortened to compensate.



Figure 6-100. OSPI0 Timing Requirements – PHY DDR with External Board Loopback or DQS

Table 6-114. OSPI0 Switching Characteristics – PHY DDR Mode

see Figure 6-101

NO.	PARAMETER		MODE	MIN	MAX	UNIT
O1	$t_{c(CLK)}$	Cycle time, OSPI0_CLK		19		ns
O2	$t_{w(CLKL)}$	Pulse duration, OSPI0_CLK low		((0.475P(1)) - 0.3)		ns
O3	$t_{w(CLKH)}$	Pulse duration, OSPI0_CLK high		((0.475P(1)) - 0.3)		ns
O4	$t_{d(CSn-CLK)}$	Delay time, OSPI0_CSn[3:0] active edge to OSPI0_CLK rising edge		((0.475P(1)) + (0.975M(2)R(4)) + (0.04TD(5)) - 1)	((0.525P(1)) + (1.025M(2)R(4)) + (0.11TD(5)) + 1)	ns
O5	$t_{d(CLK-CSn)}$	Delay time, OSPI0_CLK rising edge to OSPI0_CSn[3:0] inactive edge		((0.475P(1)) + (0.975N(3)R(4)) - (0.11TD(5)) - 1)	((0.525P(1)) + (1.025N(3)R(4)) - (0.04TD(5)) + 1)	ns
O6	$t_{d(CLK-D)}$	Delay time, OSPI0_CLK active edge to OSPI0_D[7:0] transition	1.8V	-7.71	-1.56	ns
			3.3V	-7.71	-1.56	ns

(1) P = SCLK cycle time in ns = OSPI0_CLK cycle time in ns
(2) M = OSPI_DEV_DELAY_REG[D_INIT_FLD]
(3) N = OSPI_DEV_DELAY_REG[D_AFTER_FLD]
(4) R = reference clock cycle time in ns
(5) TD = PHY_CONFIG_TX_DLL_DELAY_FLD



Figure 6-101. OSPI0 Switching Characteristics – PHY DDR

ADVANCE INFORMATION

6.11.5.17.2 OSPI0 Tap Mode

6.11.5.17.2.1 OSPI0 Tap SDR Timing

Table 6-115, Figure 6-102, Table 6-116, and Figure 6-103 present timing requirements and switching characteristics for OSPI0 Tap SDR Mode.

Table 6-115. OSPI0 Timing Requirements – Tap SDR Mode

see Figure 6-102

NO.			MODE	MIN	MAX	UNIT
O19	$t_{su(D-CLK)}$	Setup time, OSPI0_D[7:0] valid before active OSPI0_CLK edge	No Loopback	(15.4 - (0.975T(1)R(2)))		ns
O20	$t_{h(CLK-D)}$	Hold time, OSPI0_D[7:0] valid after active OSPI0_CLK edge	No Loopback	(- 4.3 + (0.975T(1)R(2)))		ns

(1) T = OSPI_RD_DATA_CAPTURE_REG[DELAY_FLD]
(2) R = reference clock cycle time in ns



Figure 6-102. OSPI0 Timing Requirements – Tap SDR, No Loopback

ADVANCE INFORMATION

Table 6-116. OSPI0 Switching Characteristics – Tap SDR Mode

see Figure 6-103

NO.	PARAMETER		MODE	MIN	MAX	UNIT
O7	$t_{c(CLK)}$	Cycle time, OSPI0_CLK		20		ns
O8	$t_{w(CLKL)}$	Pulse duration, OSPI0_CLK low		((0.475P(1)) - 0.3)		ns
O9	$t_{w(CLKH)}$	Pulse duration, OSPI0_CLK high		((0.475P(1)) - 0.3)		ns
O10	$t_{d(CSn-CLK)}$	Delay time, OSPI0_CSn[3:0] active edge to OSPI0_CLK rising edge		((0.475P(1)) + (0.975M(2)R(4)) - 1)	((0.525P(1)) + (1.025M(2)R(4)) + 1)	ns
O11	$t_{d(CLK-CSn)}$	Delay time, OSPI0_CLK rising edge to OSPI0_CSn[3:0] inactive edge		((0.475P(1)) + (0.975N(3)R(4)) - 1)	((0.525P(1)) + (1.025N(3)R(4)) + 1)	ns
O12	$t_{d(CLK-D)}$	Delay time, OSPI0_CLK active edge to OSPI0_D[7:0] transition		- 4.25	7.25	ns

(1) P = SCLK cycle time in ns = OSPI0_CLK cycle time in ns
(2) M = OSPI_DEV_DELAY_REG[D_INIT_FLD]
(3) N = OSPI_DEV_DELAY_REG[D_AFTER_FLD]
(4) R = reference clock cycle time in ns



Figure 6-103. OSPI0 Switching Characteristics – Tap SDR, No Loopback

ADVANCE INFORMATION

6.11.5.17.2.2 OSPI0 Tap DDR Timing

Table 6-117, Figure 6-104, Table 6-118, and Figure 6-105 present timing requirements and switching characteristics for OSPI0 Tap DDR Mode.

Table 6-117. OSPI0 Timing Requirements – Tap DDR Mode

see Figure 6-104

NO.			MODE	MIN	MAX	UNIT
O13	$t_{su(D-CLK)}$	Setup time, OSPI0_D[7:0] valid before active OSPI0_CLK edge	No Loopback	(17.04 - (0.975T(1)R(2)))		ns
O14	$t_{h(CLK-D)}$	Hold time, OSPI0_D[7:0] valid after active OSPI0_CLK edge	No Loopback	(- 3.16 + (0.975T(1)R(2)))		ns

(1) T = OSPI_RD_DATA_CAPTURE_REG[DELAY_FLD]
(2) R = reference clock cycle time in ns



Figure 6-104. OSPI0 Timing Requirements – Tap DDR, No Loopback

ADVANCE INFORMATION

Table 6-118. OSPI0 Switching Characteristics – Tap DDR Mode

see Figure 6-105

NO.	PARAMETER		MODE	MIN	MAX	UNIT
O1	$t_{c(CLK)}$	Cycle time, OSPI0_CLK		40		ns
O2	$t_{w(CLKL)}$	Pulse duration, OSPI0_CLK low		((0.475P(1)) - 0.3)		ns
O3	$t_{w(CLKH)}$	Pulse duration, OSPI0_CLK high		((0.475P(1)) - 0.3)		ns
O4	$t_{d(CSn-CLK)}$	Delay time, OSPI0_CSn[3:0] active edge to OSPI0_CLK rising edge		((0.475P(1)) + ((0.975M(2)R(5)) - 1)	((0.525P(1)) + (1.025M(2)R(5)) + 1)	ns
O5	$t_{d(CLK-CSn)}$	Delay time, OSPI0_CLK rising edge to OSPI0_CSn[3:0] inactive edge		((0.475P(1)) + (0.975N(3)R(5)) - 1)	((0.525P(1)) + (1.025N(3)R(5)) + 1)	ns
O6	$t_{d(CLK-D)}$	Delay time, OSPI0_CLK active edge to OSPI0_D[7:0] transition		(- 5.04 + (0.975(T(4) + 1)R(5)) - (0.525P(1)))	(3.64 + (1.025(T(4) + 1)R(5)) - (0.475P(1)))	ns

(1) P = SCLK cycle time in ns = OSPI0_CLK cycle time in ns
(2) M = OSPI_DEV_DELAY_REG[D_INIT_FLD]
(3) N = OSPI_DEV_DELAY_REG[D_AFTER_FLD]
(4) T = OSPI_RD_DATA_CAPTURE_REG[DDR_READ_DELAY_FLD]
(5) R = reference clock cycle time in ns



Figure 6-105. OSPI0 Switching Characteristics – Tap DDR, No Loopback

ADVANCE INFORMATION

6.11.5.18 Timers

For more details about features and additional description information on the device Timers, see the corresponding subsections within *Signal Descriptions* and *Detailed Description* sections.

Table 6-119. Timer Timing Conditions

PARAMETER		MIN	MAX	UNIT
INPUT CONDITIONS				
SR_I	Input slew rate	0.5	5	V/ns
OUTPUT CONDITIONS				
C_L	Output load capacitance	2	10	pF

Table 6-120. Timer Input Timing Requirements

see Figure 6-106

NO.	PARAMETER	DESCRIPTION	MODE	MIN	MAX	UNIT
T1	$t_{w(TINPH)}$	Pulse duration, high	CAPTURE	4P(1)+ 2.5		ns
T2	$t_{w(TINPL)}$	Pulse duration, low	CAPTURE	4P(1)+ 2.5		ns

(1) P = functional clock period in ns.

Table 6-121. Timer Output Switching Characteristics

see Figure 6-106

NO.	PARAMETER	DESCRIPTION	MODE	MIN	MAX	UNIT
T3	$t_{w(TOUTH)}$	Pulse duration, high	PWM	4P(1) - 2.5		ns
T4	$t_{w(TOUTL)}$	Pulse duration, low	PWM	4P(1) - 2.5		ns

(1) P = functional clock period in ns.



Figure 6-106. Timer Timing Requirements and Switching Characteristics

For more information, see *Timers* section in *Peripherals* chapter in the device TRM.

6.11.5.19 UART

For more details about features and additional description information on the device Universal Asynchronous Receiver Transmitter, see the corresponding subsections within *Signal Descriptions* and *Detailed Description* sections.

Table 6-122. UART Timing Conditions

PARAMETER		MIN	MAX	UNIT
INPUT CONDITIONS				
SR_I	Input slew rate	0.5	5	V/ns
OUTPUT CONDITIONS				
C_L	Output load capacitance	1	30(1)	pF

(1) This value represents an absolute maximum load capacitance. As the UART baud rate increases, it may be necessary to reduce the load capacitance to a value less than this maximum limit to provide enough timing margin for the attached device. The output rise/fall times increase as capacitive load increases, which decreases the time data is valid for the receiver of the attached devices. Therefore, it is important to understand the minimum data valid time required by the attached device at the operating baud rate. Then use the device IBIS models to verify the actual load capacitance on the UART signals does not increase the rise/fall times beyond the point where the minimum data valid time of the attached device is violated.

Table 6-123. UART Timing Requirements

see Figure 6-107

NO.	PARAMETER	DESCRIPTION	MIN	MAX	UNIT
1	$t_{w(RXD)}$	Pulse width, receive data bit high or low	0.95U(1) (2)	1.05U(1) (2)	ns
2	$t_{w(RXDS)}$	Pulse width, receive start bit low	0.95U(1) (2)		ns

(1) U = UART baud time in ns = 1/programmed baud rate.
(2) This value defines the data valid time, where the input voltage is required to be above V_{IH} or below V_{IL}.

Table 6-124. UART Switching Characteristics

see Figure 6-107

NO.	PARAMETER	DESCRIPTION	MIN	MAX	UNIT
	$f_{(baud)}$	Programmable baud rate for Main Domain UARTs		12	Mbps
		Programmable baud rate for MCU and WKUP Domain UARTs		3.7	Mbps
3	$t_{w(TXD)}$	Pulse width, transmit data bit high or low	U(1) - 2	U(1) + 2	ns
4	$t_{w(TXDS)}$	Pulse width, transmit start bit low	U(1) - 2		ns

(1) U = UART baud time in ns = 1/actual baud rate, where the actual baud rate is defined in the UART Baud Rate Settings table of the device TRM.



Figure 6-107. UART Timing Requirements and Switching Characteristics

For more information, see *Universal Asynchronous Receiver/Transmitter (UART)* section in *Peripherals* chapter in the device TRM.

ADVANCE INFORMATION

6.11.5.20 USB

The USB 2.0 subsystem is compliant with the Universal Serial Bus (USB) Specification, revision 2.0. Refer to the specification for timing details.

For more details about features and additional description information on the device Universal Serial Bus Subsystem (USB), see the corresponding subsections within *Signal Descriptions* and *Detailed Description* sections.

7 Detailed Description

7.1 Overview

The low-cost & performance optimized AM62L family of application processors are built for Linux® application development. With scalable Arm® Cortex®-A53 core performance and embedded features such as: Multimedia DSI/DPI support, integrated ADC on chip, advanced lower power management modes, and extensive security options for IP protection with the built-in security features.

The AM62Lx devices includes an extensive set of peripherals that make it a well-suited general-purpose device for a broad range of industrial applications while offering intelligent features and optimized power architecture as well. In addition, the extensive set of peripherals included in AM62Lx enables system-level connectivity, such as: USB, MMC/SD, OSPI, CAN-FD and an ADC.

7.2 Processor Subsystem

7.2.1 Arm Cortex-A53 Subsystem

The SoC implements one cluster of quad-core Arm® Cortex®-A53 MPCore™, with 32KB L1 instruction, 32KB L1 data, per core and 512KB L2 shared cache.

The Cortex®-A53 cores are general-purpose processors that can be used for running customer applications.

The A53SS is built around the Cortex®-A53 MPCore™ (Arm®-A53 Cluster), which is provided by Arm and configured by TI. It is based on the symmetric multiprocessor (SMP) architecture, and thus, it delivers high performance and optimal power management, debug and emulation capabilities.

The A53 processor is a multi-issue out-of-order superscalar execution engine with integrated L1 Instruction and Data Caches, compatible with Arm®v8-A architecture. It delivers significantly more performance than its predecessors at a higher level of power efficiency.

The Arm®v8-A architecture brings a number of new features. These include 64-bit data processing, extended virtual addressing and 64-bit general purpose registers. The A53 processor is Arm's first Arm®v8-A processor aimed at providing power-efficient 64-bit processing. It features an in-order, 8-stage, dual-issue pipeline, and improved integer, Arm® Neon™, Floating-Point Unit (FPU) and memory performance.

The A53 CPU supports two execution states: AArch32 and AArch64. The AArch64 state gives the A53 CPU its ability to execute 64-bit applications, while the AArch32 state allows the processor to execute existing Arm®v7-A applications.

For more information, see *Arm Cortex-A53 Subsystem* section in *Processors and Accelerators* chapter in the device TRM.

7.3 Other Subsystem

7.3.1 Data Movement Subsystem (DMSS)

The DMSS module provides data movement (DMA) and bridges between the CBA switched interconnect and the packet streaming fabric (network on chip) on the device.

The Data Movement Subsystem (DMSS) consists of DMA/Queue Management components and Peripherals:

- Packet DMA
- Block Copy DMA
- Ring Accelerator
- Packet Streaming Interface (PSILSS)
- Infrastructure components such as CBASS, secure proxy, and an interrupt aggregator

7.3.2 Peripheral DMA Controller (PDMA)

The Peripheral DMA is a simple DMA which has been architected to specifically meet the data transfer needs of peripherals, which perform data transfers using memory mapped registers (MMRs) accessed via a standard non-coherent bus fabric. The PDMA module is located close to one or more peripherals which require an external DMA for data movement and is architected to reduce cost by using VBUSP interfaces and supporting only statically configured transfer request (TR) operations.

The PDMA is only responsible for performing the data movement transactions which interact with the peripherals themselves. Data which is read from a given peripheral is packed by a PDMA source channel into a PSI-L data stream which is then sent to a remote peer DMSS destination channel which then performs the movement of the data into memory. Likewise, a remote DMSS source channel fetches data from memory and transfers it to a peer PDMA destination channel over PSI-L which then performs the writes to the peripheral.

The PDMA architecture is intentionally heterogeneous (DMSS + PDMA) to right size the data transfer complexity at each point in the system to match the requirements of whatever is being transferred to or from. Peripherals are typically FIFO based and do not require multi-dimensional transfers beyond their FIFO dimensioning requirements, so the PDMA transfer engines are kept simple with only a few dimensions (typically for sample size and FIFO depth), hardcoded address maps, and simple triggering capabilities.

Multiple source and destination channels are provided within the PDMA which allow multiple simultaneous transfer operations to be ongoing. The DMA controller maintains state information for each of the channels and employs round-robin scheduling between channels in order to share the underlying DMA hardware.

7.4 Peripherals

7.4.1 ADC

The analog-to-digital converter (ADC) module is a single-channel general purpose analog-to-digital converter with an 4-input analog multiplexer, which supports 12-bit conversion samples with 10 bits of effective resolution from an analog front end (AFE).

For more information, see *Analog-to-Digital Converter (ADC)* section in *Peripherals* chapter in the device TRM.

7.4.2 Gigabit Ethernet Switch (CPSW3G)

The 3-port Gigabit Ethernet Switch (CPSW0) subsystem provides Ethernet packet communication for the device and can be configured as an Ethernet switch.

For more information, see *Gigabit Ethernet Switch* section in *Peripherals* chapter in the device TRM.

7.4.3 DDR Subsystem (DDRSS)

The DDR subsystem in this device comprises DDR controller, DDR PHY and wrapper logic to integrate these blocks in the device. The DDR subsystem is referred to as DDRSS0 and is used to provide an interface to external SDRAM devices which can be utilized for storing program or data. DDRSS0 is accessed via CBASS0 interconnect.

For more information, see *DDR Subsystem* section in *Peripherals* chapter in the device TRM.

7.4.4 Display Subsystem (DSS)

The Display Subsystem (DSS) is a flexible, multi-pipeline subsystem that supports high-resolution display outputs. DSS includes input pipelines providing multi-layer blending with transparency to enable on-the-fly composition. Various pixel processing capabilities are supported, such as color space conversion and scaling, among others. DSS includes a DMA engine, which allows direct access to the frame buffer (device system memory). Display outputs to the Display Parallel Interface (DPI).

For more information, see *Display Subsystem* section in *Peripherals* chapter in the device TRM.

7.4.5 Enhanced Capture (ECAP)

The ECAP module provides accurate timing of events. When not being used for event capture, its resources can be used to generate a single channel of asymmetrical PWM waveforms.

The Enhanced Capture (ECAP) module can be used for:

- Sample rate measurements of audio inputs
- Speed measurements of rotating machinery (for example, toothed sprockets sensed via Hall sensors)
- Elapsed time measurements between position sensor pulses
- Period and duty cycle measurements of pulse train signals
- Decoding current or voltage amplitude derived from duty cycle encoded current/voltage sensors

For more information, see *Enhanced Capture* section in *Peripherals* chapter in the device TRM.

7.4.6 Error Location Module (ELM)

The ELM extracts error addresses from generated syndrome polynomials.

The ELM is used with the GPMC. Syndrome polynomials generated on-the-fly when reading a NAND flash page and stored in GPMC registers are passed to the ELM. A host processor can then correct the data block by flipping the bits to which the ELM error-location outputs point.

When reading from NAND flash memories, some level of error-correction is required. In the case of NAND modules with no internal correction capability, sometimes referred to as *bare NANDs*, the correction process is delegated to the memory controller. ELM can be also used to support parallel NOR flash or NAND flash.

For more information, see *Error Location Module* section in *Peripherals* chapter in the device TRM.

7.4.7 Enhanced Pulse Width Modulation (EPWM)

An effective PWM peripheral must be able to generate complex pulse width waveforms with minimal CPU overhead or intervention. It needs to be highly programmable and very flexible while being easy to understand and use. The EPWM unit described here addresses these requirements by allocating all needed timing and control resources on a per PWM channel basis. Cross coupling or sharing of resources has been avoided; instead, the EPWM is built up from smaller single channel modules with separate resources and that can operate together as required to form a system. This modular approach results in an orthogonal architecture and provides a more transparent view of the peripheral structure, helping users to understand its operation quickly.

For more information, see *Enhanced Pulse Width Modulation* section in *Peripherals* chapter in the device TRM.

7.4.8 Enhanced Quadrature Encoder Pulse (EQEP)

The Enhanced Quadrature Encoder Pulse (EQEP) peripheral is used for direct interface with a linear or rotary incremental encoder to get position, direction and speed information from a rotating machine for use in high performance motion and position control system. The disk of an incremental encoder is patterned with a single track of slots patterns. These slots create an alternating pattern of dark and light lines. The disk count is defined as the number of dark/light line pairs that occur per revolution (lines per revolution). As a rule, a second track is added to generate a signal that occurs once per revolution (index signal: QEPI), which can be used to indicate an absolute position. Encoder manufacturers identify the index pulse using different terms such as index, marker, home position and zero reference.

For more information, see *Enhanced Quadrature Encoder Pulse* section in *Peripherals* chapter in the device TRM.

7.4.9 General-Purpose Interface (GPIO)

The general-purpose input/output (GPIO) peripheral provides dedicated general-purpose pins that can be configured as either inputs or outputs. When configured as an output, user can write to an internal register to control the state driven on the output pin. When configured as an input, user can obtain the state of the input by reading the state of an internal register.

In addition, the GPIO peripheral can produce host CPU interrupts and DMA synchronization events in different interrupt/event generation modes.

For more information, see *General-Purpose Interface* section in *Peripherals* chapter in the device TRM.

7.4.10 General-Purpose Memory Controller (GPMC)

The General-Purpose Memory Controller is a unified memory controller dedicated for interfacing with external memory devices like:

- Asynchronous SRAM-like memories and application-specific integrated circuit (ASIC) devices
- Asynchronous, synchronous, and page mode (available only in non-multiplexed mode) burst NOR flash devices
- NAND flash
- Pseudo-SRAM devices

For more information, see *General-Purpose Memory Controller* section in *Peripherals* chapter in the device TRM.

7.4.11 Global Timebase Counter (GTC)

The GTC module provides a continuous running counter that can be used for time synchronization and debug trace time stamping.

For more information, see *Global Timebase Counter* section in *Peripherals* chapter in the device TRM.

7.4.12 Inter-Integrated Circuit (I2C)

The device contains multicontroller Inter-Integrated Circuit (I2C) controllers each of which provides an interface between a local host (LH), such as an Arm and any I^2C-bus-compatible device that connects via the I^2C serial

bus. External components attached to the I2C bus can serially transmit and receive up to 8 bits of data to and from the LH device through the 2-wire I2C interface.

Each multicontroller I2C module can be configured to act like a target or controller I2C-compatible device.

I2C instances may be implemented with dedicated, I2C compliant, open-drain I/O buffers, or with standard LVCMOS I/O buffers. The I2C instances associated with open-drain I/O buffers can support Hs-mode (up to 3.4Mbps when the I/O buffers are operating at 1.8V but limited to 400kbps when the I/O buffers are operating at 3.3V).

The I2C instances associated with standard LVCMOS I/O buffers can support Fast-mode (up to 400kbps). The LVCMOS I/O buffers being used on these ports are connected such they emulate open-drain outputs. This emulation is achieved by forcing a constant low output and disabling the output buffer to enter the Hi-Z state.

For more information, see *Inter-Integrated Circuit* section in *Peripherals* chapter in the device TRM.

7.4.13 Modular Controller Area Network (MCAN)

The Controller Area Network (CAN) is a serial communications protocol which efficiently supports distributed real-time control with a high level of security. CAN has high immunity to electrical interference and the ability to self-diagnose and repair data errors. In a CAN network, many short messages are broadcast to the entire network, which provides for data consistency in every node of the system.

The MCAN module supports both classic CAN and CAN FD (CAN with Flexible Data-Rate) specifications. CAN FD feature allows high throughput and increased payload per data frame. The classic CAN and CAN FD devices can coexist on the same network without any conflict.

For more information, see *Modular Controller Area Network* section in *Peripherals* chapter in the device TRM.

7.4.14 Multichannel Audio Serial Port (MCASP)

This section introduces the Multichannel Audio Serial Port (MCASP) module and describes its main functions and connections in the device.

The MCASP functions as a general-purpose audio serial port are optimized to the requirements of various audio applications. The MCASP module can operate in both transmit and receive modes. The MCASP is useful for time-division multiplexed (TDM) stream, Inter-IC Sound (I2S) protocols reception and transmission as well as for an inter-component digital audio interface transmission (DIT). The MCASP has the flexibility to gluelessly connect to a Sony/Philips digital interface (S/PDIF) transmit physical layer component.

Although inter-component digital audio interface reception (DIR) mode (this is, S/PDIF stream receiving) is not natively supported by the MCASP module, a specific TDM mode implementation for the MCASP receivers allows an easy connection to external DIR components (for example, S/PDIF to I2S format converters).

For more information, see *Multichannel Audio Serial Port* section in *Peripherals* chapter in the device TRM.

7.4.15 Multichannel Serial Peripheral Interface (MCSPI)

The MCSPI module is a multichannel transmit/receive, controller/peripheral synchronous serial bus.

For more information, see *Multichannel Serial Peripheral Interface* section in *Peripherals* chapter in the device TRM.

7.4.16 Multi-Media Card Secure Digital (MMCSD)

The MMCSD Host Controller provides an interface to eMMC 5.1 (embedded Multi-Media Card), SD 4.10 (Secure Digital), and SDIO 4.0 (Secure Digital IO) devices. The MMCSD Host Controller deals with MMC/SD/SDIO protocol at transmission level, data packing, adding cyclic redundancy checks (CRCs), start/end bit insertion, and checking for syntactical correctness

For more information, see *Multi-Media Card Secure Digital* section in *Peripherals* chapter in the device TRM.

7.4.17 Octal Serial Peripheral Interface (OSPI)

The Octal Serial Peripheral Interface (OSPI) module is a Serial Peripheral Interface (SPI) module which allows single, dual, quad or octal read and write access to external flash devices. This module has a memory mapped register interface, which provides a direct memory interface for accessing data from external flash devices, simplifying software requirements.

The OSPI module is used to transfer data, either in a memory mapped direct mode (for example a processor wishing to execute code directly from external flash memory), or in an indirect mode where the module is set-up to silently perform some requested operation, signaling its completion via interrupts or status registers. For indirect operations, data is transferred between system memory and external flash memory via an internal SRAM which is loaded for writes and unloaded for reads by a device controller at low latency system speeds. Interrupts or status registers are used to identify the specific times at which this SRAM should be accessed using user programmable configuration registers.

For more information, see *Octal Serial Peripheral Interface (OSPI)* section in *Peripherals* chapter in the device TRM.

7.4.18 Timers

All timers include specific functions to generate accurate tick interrupts to the operating system.

For more information, see *Timers* section in *Peripherals* chapter in the device TRM.

7.4.19 Universal Asynchronous Receiver/Transmitter (UART)

The UART is a peripheral that utilizes the DMA for data transfer or interrupt polling via host CPU. All UART modules support IrDA and CIR modes when 48MHz function clock is used. Each UART can be used for configuration and data exchange with a number of external peripheral devices or interprocessor communication between devices.

For more information, see *Universal Synchronous/Asynchronous Receiver/Transmitter* section in *Peripherals* chapter in the device TRM.

7.4.20 Universal Serial Bus Subsystem (USBSS)

USB (Universal Serial Bus) provides a low-cost connectivity solution for numerous consumer portable devices by implementing a mechanism for data transfer between USB devices.

The device instantiates two independent instances of a third-party USB subsystem (USB2SS) operating at up to USB2.0 speeds (480Mb/s), either of which can be independently configured to act as a USB Host or a USB Device.

For more information, see *Universal Serial Bus Subsystem* section in *Peripherals* chapter in the device TRM.

8 Applications, Implementation, and Layout

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

8.1 Device Connection and Layout Fundamentals

8.1.1 Power Supply

8.1.1.1 Power Distribution Network Implementation Guidance

The Sitara Processor Power Distribution Networks: Implementation and Analysis provides guidance for successful implementation of the power distribution network. This includes PCB stackup guidance as well as guidance for optimizing the selection and placement of the decoupling capacitors. TI *only* supports designs that follow the board design guidelines contained in the application report.

8.1.2 External Oscillator

For more information about External Oscillators, see the *Clock Specifications* section.

8.1.3 JTAG, EMU, and TRACE

Texas Instruments supports a variety of eXtended Development System (XDS) JTAG controllers with various debug capabilities beyond only JTAG support. A summary of this information is available in the XDS Target Connection Guide.

For recommendations on JTAG, EMU, and TRACE routing, see the Emulation and Trace Headers Technical Reference Manual

8.1.4 Unused Pins

For more information about Unused Pins, see Section 5.4, *Pin Connectivity Requirements* .

8.2 Peripheral- and Interface-Specific Design Information

8.2.1 DDR Board Design and Layout Guidelines

The goal of the AM62x, AM62Lx DDR Board Design and Layout Guidelines is to make the DDR system implementation straightforward for all designers. Requirements have been distilled down to a set of layout and routing rules that allow designers to successfully implement a robust design for the topologies that TI supports. TI only supports board designs using DDR4 or LPDDR4 memories that follow the guidelines in this document.

8.2.2 OSPI/QSPI/SPI Board Design and Layout Guidelines

The following section details the PCB routing guidelines that must be observed when connecting OSPI, QSPI, or SPI devices.

8.2.2.1 No Loopback, Internal PHY Loopback, and Internal Pad Loopback

- The OSPI[x]_CLK output pin must be connected to the CLK input pin of the attached OSPI/QSPI/SPI device
- The signal propagation delay from the OSPI[x]_CLK pin to the attached OSPI/QSPI/SPI device CLK pin (A to B) must be ≤ 450ps (~7cm as stripline or ~8cm as microstrip)
- The signal propagation delay of each OSPI[x]_D[y] and OSPI[x]_CSn[z] pin to the corresponding attached OSPI/QSPI/SPI device data and control pin (E to F, or F to E) must be approximately equal to the signal propagation delay from the OSPI[x]_CLK pin to the attached OSPI/QSPI/SPI device CLK pin (A to B)
- 50Ω PCB routing is recommended along with series terminations, as shown in Figure 8-1
- Propagation delays and matching:
  - (A to B) ≤ 450ps
  - (E to F, or F to E) = ((A to B) ± 60ps)



* 0Ω resistor (R1), located as close as possible to the OSPI[x]_CLK pin, is placeholder for fine tuning, if needed.

Figure 8-1. OSPI Connectivity Schematic for No Loopback, Internal PHY Loopback, and Internal Pad Loopback

ADVANCE INFORMATION

8.2.2.2 External Board Loopback

- The OSPI[x]_CLK output pin must be connected to the CLK input pin of the attached OSPI/QSPI/SPI device
- The OSPI[x]_LBCLKO output pin must be looped back to the OSPI[x]_DQS input pin
- The signal propagation delay of the OSPI[x]_LBCLKO pin to the OSPI[x]_DQS pin (C to D) must be approximately twice the propagation delay of the OSPI[x]_CLK pin to the attached OSPI/QSPI/SPI device CLK pin (A to B)
- The signal propagation delay of each OSPI[x]_D[y] and OSPI[x]_CSn[z] pin to the corresponding attached OSPI/QSPI/SPI device data and control pin (E to F, or F to E) must be approximately equal to the signal propagation delay from the OSPI[x]_CLK pin to the attached OSPI/QSPI/SPI device CLK pin (A to B)
- 50Ω PCB routing is recommended along with series terminations, as shown in Figure 8-2
- Propagation delays and matching:
  - (C to D) = 2 x ((A to B) ± 30ps), see the exception note below.
  - (E to F, or F to E) = ((A to B) ± 60ps)

Note

The External Board Loopback hold time requirement (defined by parameter number O16 in the *OSPI0 Timing Requirements - PHY DDR Mode* section) may be larger than the hold time provided by a typical OSPI/QSPI/SPI device. In this case, the propagation delay of OPSI[x]_LBCLKO pin to the OSPI[x]_DQS pin (C to D) can be reduced to provide additional hold time.



* 0Ω resistor (R1), located as close as possible to the OSPI[x]_CLK and OSPI[x]_LBCLKO pins, is a placeholder for fine tuning, if needed.

Figure 8-2. OSPI Connectivity Schematic for External Board Loopback

8.2.2.3 DQS (only available in Octal SPI devices)

- The OSPI[x]_CLK output pin must be connected to the CLK input pin of the attached OSPI/QSPI/SPI device
- The DQS pin of the attached OSPI/QSPI/SPI device must be connected to OSPI[x]_DQS pin
- The signal propagation delay from the attached OSPI/QSPI/SPI device DQS pin to the OSPI[x]_DQS pin (D to C) must be approximately equal to the signal propagation delay from the OSPI[x]_CLK pin to the attached OSPI/QSPI/SPI device CLK pin (A to B)
- The signal propagation delay of each OSPI[x]_D[y] and OSPI[x]_CSn[z] pin to the corresponding attached OSPI/QSPI/SPI device data and control pin (E to F, or F to E) must be approximately equal to the signal propagation delay from the OSPI[x]_CLK pin to the attached OSPI/QSPI/SPI device CLK pin (A to B)
- 50Ω PCB routing is recommended along with series terminations, as shown in Figure 8-3
- Propagation delays and matching:
  - (D to C) = ((A to B) ± 30ps)
  - (E to F, or F to E) = ((A to B) ± 60ps)



* 0Ω resistor (R1), located as close as possible to the OSPI[x]_CLK pin, is a placeholder for fine tuning, if needed.

Figure 8-3. OSPI Connectivity Schematic for DQS

ADVANCE INFORMATION

8.2.3 USB VBUS Design Guidelines

The USB 3.1 specification allows the VBUS voltage to be as high as 5.5V for normal operation, and as high as 20V when the Power Delivery addendum is supported. Some automotive applications require a max voltage to be 30V.

The device requires the VBUS signal voltage be scaled down using an external resistor divider (as shown in the Figure 8-4), which limits the voltage applied to the actual device pin (USB0_VBUS). The tolerance of these external resistors should be equal to or less than 1%, and the leakage current of Zener diode at 5V should be less than 100nA.



Figure 8-4. USB VBUS Detect Voltage Divider / Clamp Circuit

The USB0_VBUS pin can be considered to be fail-safe because the external circuit in Figure 8-4 limits the input current to the actual device pin in a case where VBUS is applied while the device is powered off.

8.2.4 High Speed Differential Signal Routing Guidance

The High Speed Interface Layout Guidelines provides guidance for successful routing of the high speed differential signals. This includes PCB stackup and materials guidance as well as routing skew, length and spacing limits. TI supports *only* designs that follow the board design guidelines contained in the application note.

8.2.5 Thermal Solution Guidance

The Thermal Design Guide for DSP and ARM Application Processors provides guidance for successful implementation of a thermal solution for system designs containing this device. This document provides background information on common terms and methods related to thermal solutions. TI only supports designs that follow system design guidelines contained in the application note.

8.3 Clock Routing Guidelines

8.3.1 Oscillator Routing

When designing the printed-circuit board:

- Place all crystal circuit components as close as possible to the respective device pins.
- Route the crystal circuit traces on the outer layer of the PCB and minimize trace lengths to reduce parasitic capacitance and minimize crosstalk from other signals.
- Place a continuous ground plane on the adjacent layer of the PCB such that it is under all crystal circuit components and crystal circuit traces.
- Route a ground guard around the crystal circuit components to shield it from any adjacent signals routed on the same layer as the crystal circuit traces. Insert multiple vias to stitch down the ground guard such that it does not have any unterminated stubs.
- Route a ground guard between the WKUP_OSC0_XI and WKUP_OSC0_XO signals to shield the WKUP_OSC0_XI signal from the WKUP_OSC0_X0 signal. Insert multiple vias to stitch down the ground guard such that it does not have any unterminated stubs.
- Connect all crystal circuit ground connections and ground guard connections directly to the adjacent layer ground plane, and the device VSS ground plane if they are implemented separately on different layers of the PCB.

Note

Implementing a ground guard between the WKUP_OSC0_XI and WKUP_OSC0_XO signals is critical to minimize shunt capacitance between the two signals. Routing these two signals adjacent to each other without a ground guard between them will effectively reduce the gain of the oscillator amplifier, which reduces its ability to start oscillation.



Figure 8-5. WKUP_OSC0 PCB requirements

9 Device and Documentation Support

9.1 Third-Party Products Disclaimer

TI'S PUBLICATION OF INFORMATION REGARDING THIRD-PARTY PRODUCTS OR SERVICES DOES NOT CONSTITUTE AN ENDORSEMENT REGARDING THE SUITABILITY OF SUCH PRODUCTS OR SERVICES OR A WARRANTY, REPRESENTATION OR ENDORSEMENT OF SUCH PRODUCTS OR SERVICES, EITHER ALONE OR IN COMBINATION WITH ANY TI PRODUCT OR SERVICE.

9.2 Device Nomenclature

To designate the stages in the product development cycle, TI assigns prefixes to the part numbers of all microprocessors (MPUs) and support tools. Each device has one of three prefixes: X, P, or null (no prefix) (for example, XAM62L32AOGHAANB). Texas Instruments recommends two of three possible prefix designators for its support tools: TMDX and TMDS. These prefixes represent evolutionary stages of product development from engineering prototypes (TMDX) through fully qualified production devices and tools (TMDS).

Device development evolutionary flow:

X Experimental device that is not necessarily representative of the final device's electrical specifications and may not use production assembly flow.

P Prototype device that is not necessarily the final silicon die and may not necessarily meet final electrical specifications.

null Production version of the silicon die that is fully qualified.

Support tool development evolutionary flow:

TMDX Development-support product that has not yet completed Texas Instruments internal qualification testing.

TMDS Fully-qualified development-support product.

X and P devices and TMDX development-support tools are shipped against the following disclaimer:

"Developmental product is intended for internal evaluation purposes."

Production devices and TMDS development-support tools have been characterized fully, and the quality and reliability of the device have been demonstrated fully. TI's standard warranty applies.

Predictions show that prototype devices (X or P) have a greater failure rate than the standard production devices. Texas Instruments recommends that these devices not be used in any production system because their expected end-use failure rate still is undefined. Only qualified production devices are to be used.

For orderable part numbers of AM62Lx devices in the ANB package type, see the Package Option Addendum of this document, the TI website (ti.com), or contact your TI sales representative.

9.2.1 Standard Package Symbolization

Note

Some devices may have a cosmetic circular marking visible on the top of the device package which results from the production test process. In addition, some devices may also show a color variation in the package substrate which results from the substrate manufacturer. These differences are cosmetic only with no reliability impact.



Figure 9-1. Printed Device Reference

9.2.2 Device Naming Convention

Table 9-1. Nomenclature Description

FIELD PARAMETER	FIELD DESCRIPTION	VALUE	DESCRIPTION
TI	Device Manufacturer	TI	Texas Instruments
a	Device evolution stage(1)	X	Prototype
		P	Preproduction (production test flow, no reliability data)
		BLANK (null)	Production
BBBBBBB	Base production part number	AM62L32	see Device Comparison
		AM62L31	
r	Device revision	A	SR1.0
Z	Device Speed Grade	E	See Device Speed Grades table
		O	
f	Features (see Device Comparison)	G	Base
Y	Security / Functional Safety	1 to 9	Secure with Dummy Key / No Functional Safety
		H to R	Secure with Production Key / No Functional Safety
		S to Z	Secure with Production Key / Functional Safety
t	Temperature(2)	A	–40°C to 105°C - Extended Industrial (see Recommended Operating Conditions)
		I	–40°C to 125°C - 125°C Industrial (see Recommended Operating Conditions)
Q1	Automotive Designator	Q1	Auto Qualified (AEC - Q100)
		BLANK	Standard
	2D Barcode	Varies	Optional 2D barcode, provides additional device information
		BLANK	
XXXXXXX			Lot Trace Code (LTC)
YYY			Production Code, For TI use only
PPP	Package Designator	ANB	FCCSP BGA (373)
•			Pin one designator

(1) To designate the stages in the product development cycle, TI assigns prefixes to the part numbers. These prefixes represent evolutionary stages of product development from engineering prototypes through fully qualified production devices.
Prototype devices are shipped against the following disclaimer:
"This product is still in development and is intended for internal evaluation purposes."
Notwithstanding any provision to the contrary, TI makes no warranty expressed, implied, or statutory, including any implied warranty of merchantability of fitness for a specific purpose, of this device.

(2) Applies to device max junction temperature.

Note

BLANK in the symbol or part number is collapsed so there are no gaps between characters.

ADVANCE INFORMATION

9.3 Tools and Software

The following Development Tools support development for TI's Embedded Processing platforms:

Development Tools

Code Composer Studio™ Integrated Development Environment Code Composer Studio (CCS) Integrated Development Environment (IDE) is a development environment that supports TI's Microcontroller and Embedded Processors portfolio. Code Composer Studio comprises a suite of tools used to develop and debug embedded applications. The tool includes an optimizing C/C++ compiler, source code editor, project build environment, debugger, profiler, and many other features. The intuitive IDE provides a single user interface taking you through each step of the application development flow. Familiar tools and interfaces allow users to get started faster than ever before. Code Composer Studio combines the advantages of the Eclipse software framework with advanced embedded debug capabilities from TI resulting in a compelling feature-rich development environment for embedded developers.

SysConfig-PinMux Tool The SysConfig-PinMux Tool is a software tool which provides a Graphical User Interface for configuring pin multiplexing settings, resolving conflicts and specifying I/O cell characteristics for TI Embedded Processor devices. The tool can be used to automatically calculate the optimal pinmux configuration to satisfy entered system requirements. The tool generates output C header/code files that can be imported into software development kits (SDKs) and used to configure customer's software to meet custom hardware requirements. The **Cloud-based SysConfig-PinMux Tool** is also available.

For a complete listing of development-support tools for the processor platform, visit the Texas Instruments website at ti.com. For information on pricing and availability, contact the nearest TI field sales office or authorized distributor.

9.4 Documentation Support

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Notifications* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

The following documents describe the AM62Lx devices.

Technical Reference Manual

AM62Lx Sitara™ Processors Technical Reference Manual: Details the integration, the environment, the functional description, and the programming models for each peripheral and subsystem in the AM62Lx family of devices.

Errata

AM62Lx Sitara™ Processors Silicon Errata, Silicon Revision 1.0: Describes the known exceptions to the functional specifications for the device.

9.5 Support Resources

TI E2E™ support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

9.6 Trademarks

MPCore™ and Neon™ are trademarks of Arm Limited (or its subsidiaries) in the US and/or elsewhere.
Code Composer Studio™ and TI E2E™ are trademarks of Texas Instruments.
Arm®, Cortex®, and TrustZone® are registered trademarks of Arm Limited (or its subsidiaries) in the US and/or elsewhere.
Secure Digital® and SD® are registered trademarks of SD Card Association.
Linux® is a registered trademark of Linus Torvalds.
All trademarks are the property of their respective owners.

ADVANCE INFORMATION

9.7 Electrostatic Discharge Caution

This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

9.8 Glossary

TI Glossary — This glossary lists and explains terms, acronyms, and definitions.

Revision History

DATE	REVISION	NOTES
March 2025	*	Initial Release

ADVANCE INFORMATION

10 Mechanical, Packaging, and Orderable Information

10.1 Packaging Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

10.2 Package Option Addendum

Table 10-1. PACKAGE INFORMATION

Orderable Device	Status(1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan(2)	Lead/Ball Finish(6)	MSL Peak Temp(3)	Op Temp (°C)	Device Marking(4) (5)
XAM62L32AOGHAANB	PREVIEW	FCCSP	ANB	373	168	RoHS & Green	SNAGCU	Level-3-260C-168 HR	–40 to 105	TI XAM62L 32AOGHA 412 ANB

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PRE_PROD Unannounced device, not in production, not available for mass market, nor on the web, samples not available.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material).

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

10.3 Tray Information for ANB, 11.9mm × 11.9mm



Chamfer on Tray corner indicates Pin 1 orientation of packed units.

Device	Package Name	Package Type	Pins	SPQ	Unit Array Matrix	Max Temperature (°C)	L (mm)	W (mm)	K0 (µm)	P1 (mm)	CL (mm)	CW (mm)
XAM62L32AOGHAANB	ANB	FCCSP	373	168	8 x 21	150	315	135.9	7620	14.65	11	11.95

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
XAM62L32AOGHAANB	ACTIVE	FCCSP	ANB	373	168	TBD	Call TI	Call TI	-40 to 105		Samples

(1) The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".
RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.
Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS” AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI’s products are provided subject to TI’s Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI’s provision of these resources does not expand or otherwise alter TI’s applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265