

AMC22C12-Q1 Automotive, Fast Response, Basic Isolated Window Comparator With Adjustable Threshold and Latch Function

1 Features

- AEC-Q100 qualified for automotive applications:
 - Temperature grade 1: -40°C to $+125^{\circ}\text{C}$, T_A
- Wide high-side supply range: 3V to 25V
- Low-side supply range: 2.7V to 5.5V
- Adjustable threshold:
 - Window-comparator mode: $\pm 20\text{mV}$ to $\pm 300\text{mV}$
 - Positive-comparator mode: 600mV to 2.7V
- Reference current for threshold adjustment: 100 μA , $\pm 1\%$
- Trip threshold error: $\pm 1\%$ (max) at 250mV
- Open-drain output with optional latch mode
- Propagation delay: 280ns (typ)
- High CMTI: 55V/ns (min)
- Safety-related certifications:
 - 4250V_{PK} basic isolation per DIN EN IEC 60747-17 (VDE 0884-17)
 - 3000V_{RMS} isolation for 1 minute per UL1577

2 Applications

- Overcurrent or overvoltage detection in:
 - HEV/EV charging piles
 - HEV/EV onboard chargers (OBC)
 - HEV/EV DC/DC converters
 - HEV/EV traction inverters

3 Description

The AMC22C12-Q1 is an isolated window comparator with a short response time. The open-drain output is separated from the input circuitry by an isolation barrier that is highly resistant to magnetic interference. This barrier is certified to provide galvanic isolation of up to 3kV_{RMS} according to DIN EN IEC 60747-17 (VDE 0884-17) and UL1577, and supports a working voltage of up to 560V_{RMS}.

The comparison window is centered around 0V, meaning that the comparator trips if the absolute value of the input voltage exceeds the trip threshold value. The trip threshold is adjustable from 20mV to 300mV through a single external resistor and, therefore, the comparison window ranges from $\pm 20\text{mV}$ to $\pm 300\text{mV}$. When the voltage on the REF pin is greater than 550mV, the negative comparator is disabled and only the positive comparator is functional. The reference voltage in this mode can be as high as 2.7V. This mode is particularly useful for monitoring voltage supplies.

The open-drain output on the device supports transparent mode (LATCH input tied to GND2) where the output follows the input state, or latch mode, where the output is cleared on the falling edge of the latch input signal.


The AMC22C12-Q1 is available in an 8-pin SOIC package and is specified over the full automotive temperature range of -40°C to $+125^{\circ}\text{C}$.

Package Information

PART NUMBER	PACKAGE ⁽¹⁾	PACKAGE SIZE ⁽²⁾
AMC22C12-Q1	D (SOIC, 8)	4.9mm \times 6mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.

(2) The package size (length \times width) is a nominal value and includes pins, where applicable



Typical Application



An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications, intellectual property matters and other important disclaimers. PRODUCTION DATA.

Table of Contents

1 Features	1	6.2 Functional Block Diagram.....	19
2 Applications	1	6.3 Feature Description.....	20
3 Description	1	6.4 Device Functional Modes.....	27
4 Pin Configuration and Functions	3	7 Application and Implementation	27
5 Specifications	4	7.1 Application Information.....	27
5.1 Absolute Maximum Ratings.....	4	7.2 Typical Applications	27
5.2 ESD Ratings.....	4	7.3 Best Design Practices.....	32
5.3 Recommended Operating Conditions.....	5	7.4 Power Supply Recommendations.....	33
5.4 Thermal Information	5	7.5 Layout.....	33
5.5 Power Ratings.....	5	8 Device and Documentation Support	34
5.6 Insulation Specifications (Basic Isolation).....	6	8.1 Documentation Support.....	34
5.7 Safety-Related Certifications	7	8.2 Receiving Notification of Documentation Updates.....	34
5.8 Safety Limiting Values	7	8.3 Support Resources.....	34
5.9 Electrical Characteristics	8	8.4 Trademarks.....	34
5.10 Switching Characteristics	10	8.5 Electrostatic Discharge Caution.....	34
5.11 Timing Diagrams.....	10	8.6 Glossary.....	34
5.12 Insulation Characteristics Curves.....	11	9 Revision History	34
5.13 Typical Characteristics.....	12	10 Mechanical, Packaging, and Orderable Information	35
6 Detailed Description	19	10.1 Mechanical Data.....	36
6.1 Overview.....	19		

4 Pin Configuration and Functions




Figure 4-1. D Package, 8-Pin SOIC (Top View)

Table 4-1. Pin Functions

PIN		TYPE	DESCRIPTION
NO.	NAME		
1	VDD1	High-side power	High-side power supply ⁽¹⁾
2	IN	Analog input	Analog input pin to the window comparator
3	REF	Analog input	Reference pin that defines the trip threshold. The voltage on this pin also affects the hysteresis of comparator Cmp0, as explained in the Reference Input section. This pin is internally connected to a 100 μ A current source. Connect a resistor from REF to GND1 to define the trip threshold, and a capacitor from REF to GND1 to filter the reference voltage. For best transient noise immunity, place the capacitor as closely to the pin as possible. This pin can also be driven by an external voltage source.
4	GND1	High-side ground	High-side ground
5	GND2	Low-side ground	Low-side ground
6	OUT	Digital output	Open-drain output of the window comparator. Connect to an external pullup resistor.
7	LATCH	Digital input	Digital input to select latch mode (high) or transparent mode (low) of the open-drain output. Do not leave the input pin unconnected (floating). Connect to GND2 when not used.
8	VDD2	Low-side power	Low-side power supply ⁽¹⁾

(1) See the [Power Supply Recommendations](#) section for power-supply decoupling recommendations.

5 Specifications

5.1 Absolute Maximum Ratings

see⁽¹⁾

			MIN	MAX	UNIT
Power-supply voltage	VDD1 to GND1		-0.3	30	V
	VDD2 to GND2		-0.3	6.5	
Analog input voltage	REF to GND1		-0.5	6.5	V
	IN to GND1		-6	5.5	
Digital input voltage	LATCH to GND2		-0.5	VDD2 + 0.5	V
Digital output voltage	OUT to GND2		-0.5	VDD2 + 0.5	V
Input current	Continuous, any pin except power-supply pins		-10	10	mA
Temperature	Junction, T_J			150	°C
	Storage, T_{stg}		-65	150	

(1) Operation outside the *Absolute Maximum Ratings* may cause permanent device damage. *Absolute Maximum Ratings* do not imply functional operation of the device at these or any other conditions beyond those listed under *Recommended Operating Conditions*. If used outside the *Recommended Operating Conditions* but within the *Absolute Maximum Ratings*, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.

5.2 ESD Ratings

			VALUE	UNIT
$V_{(ESD)}$	Electrostatic discharge	Human-body model (HBM), per AEC Q100-002 ⁽¹⁾ , HBM ESD classification Level 2	± 2000	V
		Charged-device model (CDM), per AEC Q100-011, CDM ESD classification Level C6	± 1000	

(1) AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

5.3 Recommended Operating Conditions

over operating ambient temperature range (unless otherwise noted)

			MIN	NOM	MAX	UNIT
POWER SUPPLY						
V _{VDD1}	High-side power-supply voltage	VDD1 to GND1	3.0	5	25	V
V _{VDD2}	Low-side power supply voltage	VDD2 to GND2	2.7	3.3	5.5	V
ANALOG INPUT						
V _{IN}	Input voltage	IN to GND1, VDD1 ≤ 4.3 V	-0.4	VDD1 – 0.3	V	
		IN to GND1, VDD1 > 4.3 V	-0.4	4		
V _{REF}	Reference voltage, window comparator mode	REF to GND1	20 ⁽²⁾	300	mV	
	Reference voltage, positive-comparator mode	Low hysteresis mode	20 ⁽²⁾	450		
		High hysteresis mode (Cmp0 only)	600	2700 ⁽¹⁾		
	Reference voltage headroom	VDD1 – V _{REF}	1.4		V	
	Filter capacitance on REF pin		20	100	nF	
DIGITAL I/O						
	Digital input voltage	LATCH pin	GND2	VDD2	V	
	Digital output voltage	OUT to GND2	GND2	VDD2	V	
	Sink current	OUT	0	4	mA	
TEMPERATURE RANGE						
T _A	Specified ambient temperature		-40	25	125	°C

(1) Reference voltages (V_{REF}) >1.6V require V_{VDD1} > V_{VDD1,MIN} to maintain minimum headroom (V_{VDD1} – V_{REF}) of 1.4V.
 (2) The device has been tested with V_{REF} as low as 5mV. The device remains functional but relative switching threshold accuracy can decrease because of offset errors.

5.4 Thermal Information

THERMAL METRIC ⁽¹⁾		D (SOIC)	UNIT
		8 PINS	
R _{θJA}	Junction-to-ambient thermal resistance	116.5	°C/W
R _{θJC(top)}	Junction-to-case (top) thermal resistance	52.8	°C/W
R _{θJB}	Junction-to-board thermal resistance	58.9	°C/W
Ψ _{JT}	Junction-to-top characterization parameter	19.4	°C/W
Ψ _{JB}	Junction-to-board characterization parameter	58.0	°C/W
R _{θJC(bot)}	Junction-to-case (bottom) thermal resistance	n/a	°C/W

(1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics](#) application note.

5.5 Power Ratings

PARAMETER		TEST CONDITIONS	VALUE	UNIT
P _D	Maximum power dissipation (both sides)	VDD1 = 25 V, VDD2 = 5.5 V	102	mW
		VDD1 = VDD2 = 5.5 V	32	
		VDD1 = VDD2 = 3.6 V	21	
P _{D1}	Maximum power dissipation (high-side)	VDD1 = 25 V	90	mW
		VDD1 = 5.5 V	20	
		VDD1 = 3.6 V	13	
P _{D2}	Maximum power dissipation (low-side)	VDD2 = 5.5 V	12	mW
		VDD2 = 3.6 V	8	

5.6 Insulation Specifications (Basic Isolation)

over operating ambient temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	VALUE	UNIT
GENERAL				
CLR	External clearance ⁽¹⁾	Shortest pin-to-pin distance through air	≥ 4	mm
CPG	External creepage ⁽¹⁾	Shortest pin-to-pin distance across the package surface	≥ 4	mm
DTI	Distance through insulation	Minimum internal gap (internal clearance) of the insulation	≥ 15.4	μm
CTI	Comparative tracking index	DIN EN 60112 (VDE 0303-11); IEC 60112	≥ 400	V
	Material group	According to IEC 60664-1	II	
	Overvoltage category per IEC 60664-1	Rated mains voltage ≤ 150V _{RMS}	I-IV	
		Rated mains voltage ≤ 300V _{RMS}	I-III	
DIN EN IEC 60747-17 (VDE 0884-17) ⁽²⁾				
V _{IORM}	Maximum repetitive peak isolation voltage	At AC voltage	790	V _{PK}
V _{IOWM}	Maximum-rated isolation working voltage	At AC voltage (sine wave)	560	V _{RMS}
		At DC voltage	790	V _{DC}
V _{IOTM}	Maximum transient isolation voltage	V _{TEST} = V _{IOTM} , t = 60s (qualification test), V _{TEST} = 1.2 × V _{IOTM} , t = 1s (100% production test)	4250	V _{PK}
V _{IMP}	Maximum impulse voltage ⁽³⁾	Tested in air, 1.2/50μs waveform per IEC 62368-1	5000	V _{PK}
V _{IOSM}	Maximum surge isolation voltage ⁽⁴⁾	Tested in oil (qualification test), 1.2/50-μs waveform per IEC 62368-1	6500	V _{PK}
q _{pd}	Apparent charge ⁽⁵⁾	Method a, after input/output safety test subgroups 2 and 3, V _{pd(ini)} = V _{IOTM} , t _{ini} = 60s, V _{pd(m)} = 1.2 × V _{IORM} , t _m = 10s	≤ 5	pC
		Method a, after environmental tests subgroup 1, V _{pd(ini)} = V _{IOTM} , t _{ini} = 60s, V _{pd(m)} = 1.3 × V _{IORM} , t _m = 10s	≤ 5	
		Method b1, at preconditioning (type test) and routine test, V _{pd(ini)} = V _{IOTM} , t _{ini} = 1s, V _{pd(m)} = 1.5 × V _{IORM} , t _m = 1s	≤ 5	
		Method b2, at routine test (100% production) ⁽⁷⁾ , V _{pd(ini)} = V _{IOTM} = V _{pd(m)} , t _{ini} = t _m = 1s	≤ 5	
C _{IO}	Barrier capacitance, input to output ⁽⁶⁾	V _{IO} = 0.5 V _{PP} at 1MHz	≥ 1.5	pF
R _{IO}	Insulation resistance, input to output ⁽⁶⁾	V _{IO} = 500V at T _A = 25°C	> 10 ¹²	Ω
		V _{IO} = 500V at 100°C ≤ T _A ≤ 125°C	> 10 ¹¹	
		V _{IO} = 500V at T _S = 150°C	> 10 ⁹	
	Pollution degree		2	
	Climatic category		55/125/21	
UL1577				
V _{IISO}	Withstand isolation voltage	V _{TEST} = V _{IISO} , t = 60s (qualification test), V _{TEST} = 1.2 × V _{IISO} , t = 1s (100% production test)	3000	V _{RMS}

- (1) Apply creepage and clearance requirements according to the specific equipment isolation standards of an application. Care must be taken to maintain the creepage and clearance distance of a board design to ensure that the mounting pads of the isolator on the printed circuit board (PCB) do not reduce this distance. Creepage and clearance on a PCB become equal in certain cases. Techniques such as inserting grooves, ribs, or both on a PCB are used to help increase these specifications.
- (2) This coupler is suitable for **safe electrical insulation** only within the safety ratings. Compliance with the safety ratings shall be ensured by means of suitable protective circuits.
- (3) Testing is carried out in air to determine the surge immunity of the package.
- (4) Testing is carried out in oil to determine the intrinsic surge immunity of the isolation barrier.
- (5) Apparent charge is electrical discharge caused by a partial discharge (pd).
- (6) All pins on each side of the barrier are tied together, creating a two-pin device.
- (7) Either method b1 or b2 is used in production.

5.7 Safety-Related Certifications

VDE	UL
DIN EN IEC 60747-17 (VDE 0884-17), EN IEC 60747-17, DIN EN 61010-1 (VDE 0411-1) Clause : 6.4.3 ; 6.7.1.3 ; 6.7.2.1 ; 6.7.2.2 ; 6.7.3.4.2 ; 6.8.3.1	Recognized under 1577 component recognition and CSA component acceptance NO 5 programs
Basic insulation	Single protection
Certificate number: 40047657	File number: E181974

5.8 Safety Limiting Values

Safety limiting⁽¹⁾ intends to minimize potential damage to the isolation barrier upon failure of input or output circuitry. A failure of the I/O can allow low resistance to ground or the supply and, without current limiting, dissipate sufficient power to overheat the die and damage the isolation barrier potentially leading to secondary system failures.

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
I_S	$R_{\theta JA} = 116.5^{\circ}\text{C}/\text{W}$, $VDD1 = VDD2 = 5.5 \text{ V}$, $T_J = 150^{\circ}\text{C}$, $T_A = 25^{\circ}\text{C}$			195	mA
	$R_{\theta JA} = 116.5^{\circ}\text{C}/\text{W}$, $VDD1 = VDD2 = 3.6 \text{ V}$, $T_J = 150^{\circ}\text{C}$, $T_A = 25^{\circ}\text{C}$			300	
P_S	$R_{\theta JA} = 116.5^{\circ}\text{C}/\text{W}$, $T_J = 150^{\circ}\text{C}$, $T_A = 25^{\circ}\text{C}$			1070	mW
T_S	Maximum safety temperature			150	°C

(1) The maximum safety temperature, T_S , has the same value as the maximum junction temperature, T_J , specified for the device. The I_S and P_S parameters represent the safety current and safety power, respectively. Do not exceed the maximum limits of I_S and P_S . These limits vary with the ambient temperature, T_A .

The junction-to-air thermal resistance, $R_{\theta JA}$, in the *Thermal Information* table is that of a device installed on a high-K test board for leadless surface-mount packages. Use these equations to calculate the value for each parameter:

$T_J = T_A + R_{\theta JA} \times P$, where P is the power dissipated in the device.

$T_{J(\max)} = T_S = T_A + R_{\theta JA} \times P_S$, where $T_{J(\max)}$ is the maximum junction temperature.

$P_S = I_S \times AVDD_{\max} + I_S \times DVDD_{\max}$, where $AVDD_{\max}$ is the maximum high-side voltage and $DVDD_{\max}$ is the maximum controller-side supply voltage.

5.9 Electrical Characteristics

minimum and maximum specifications apply from $T_A = -40^\circ\text{C}$ to 125°C , $VDD1 = 3.0\text{ V}$ to 25 V , $VDD2 = 2.7\text{ V}$ to 5.5 V , $V_{REF} = 20\text{ mV}$ to 2.7 V ⁽¹⁾, and $V_{IN} = -400\text{ mV}$ to 4 V ⁽³⁾; typical specifications are at $T_A = 25^\circ\text{C}$, $VDD1 = 5\text{ V}$, $VDD2 = 3.3\text{ V}$, and $V_{REF} = 250\text{ mV}$ (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
ANALOG INPUT						
R_{IN}	Input resistance	IN pin, $0 \leq V_{IN} \leq 4\text{ V}$		1		$\text{G}\Omega$
I_{BIAS}	Input bias current	IN pin, $0 \leq V_{IN} \leq 4\text{ V}$ ⁽⁴⁾		0.1	25	nA
		IN pin, $-400\text{ mV} \leq V_{IN} \leq 0\text{ V}$ ⁽⁵⁾	-310	-0.5		
C_{IN}	Input capacitance	IN pin		4		pF
REFERENCE PIN						
I_{REF}	Reference current	REF to GND1, $20\text{ mV} < V_{REF} \leq 2.7\text{ V}$	99	100	101	μA
V_{MSEL}	Mode selection threshold ⁽²⁾	V_{REF} rising	500	550	600	mV
		V_{REF} falling	450	500	550	
	Mode selection threshold hysteresis			50		mV
COMPARATORS						
V_{IT+}	Positive-going trip threshold	Cmp0		$V_{REF} + V_{HYS}$		mV
E_{IT+}	Positive-going trip threshold error	Cmp0, $(V_{IT+} - V_{REF} - V_{HYS})$, $V_{REF} = 20\text{ mV}$, $V_{HYS} = 4\text{ mV}$		-2	2	mV
		Cmp0, $(V_{IT+} - V_{REF} - V_{HYS})$, $V_{REF} = 250\text{ mV}$, $V_{HYS} = 4\text{ mV}$		-2	2	
		Cmp0, $(V_{IT+} - V_{REF} - V_{HYS})$, $V_{REF} = 2\text{ V}$, $V_{HYS} = 25\text{ mV}$		-5	5	
V_{IT-}	Negative-going trip threshold	Cmp0		V_{REF}		mV
E_{IT-}	Negative-going trip threshold error	Cmp0, $(V_{IT-} - V_{REF})$, $V_{REF} = 20\text{ mV}$	-2.5	2.5		mV
		Cmp0, $(V_{IT-} - V_{REF})$, $V_{REF} = 250\text{ mV}$	-2.5	2.5		
		Cmp0, $(V_{IT-} - V_{REF})$, $V_{REF} = 2\text{ V}$	-5	5		
V_{IT-}	Negative-going trip threshold	Cmp1		$-V_{REF} - V_{HYS}$		mV
E_{IT-}	Negative-going trip threshold error	Cmp1, $(V_{IT-} + V_{REF} + V_{HYS})$, $V_{REF} = 20\text{ mV}$, $V_{HYS} = 4\text{ mV}$	-3	3		mV
		Cmp1, $(V_{IT-} + V_{REF} + V_{HYS})$, $V_{REF} = 250\text{ mV}$, $V_{HYS} = 4\text{ mV}$	-3	3		
V_{IT+}	Positive-going trip threshold	Cmp1		$-V_{REF}$		mV
E_{IT+}	Positive-going trip threshold error	Cmp1, $(V_{IT+} + V_{REF})$, $V_{REF} = 20\text{ mV}$	-3.5	3.5		mV
		Cmp1, $(V_{IT+} + V_{REF})$, $V_{REF} = 250\text{ mV}$	-3.5	3.5		
V_{HYS}	Trip threshold hysteresis	Cmp0 and Cmp1, $(V_{IT+} - V_{IT-})$, $V_{REF} \leq 450\text{ mV}$		4		mV
		Cmp0 only, $(V_{IT+} - V_{IT-})$, $V_{REF} \geq 600\text{ mV}$		25		
DIGITAL I/O						
V_{IH}	High-level input voltage	LATCH pin	$0.7 \times V_{DD2}$	$V_{DD2} + 0.3$		V
V_{IL}	Low-level input voltage	LATCH pin	-0.3	$0.3 \times V_{DD2}$		V
C_{IN}	Input capacitance	LATCH pin		4		pF
V_{OL}	Low-level output voltage	$I_{SINK} = 4\text{ mA}$		80	250	mV
I_{LKG}	Open-drain output leakage current	$V_{DD2} = 5\text{ V}$, $V_{OUT} = 5\text{ V}$		5	100	nA
CMTI	Common-mode transient immunity	$ V_{IN} - V_{REF} \geq 4\text{ mV}$, $R_{PULLUP} = 10\text{ k}\Omega$	55	110		V/ns

5.9 Electrical Characteristics (continued)

minimum and maximum specifications apply from $T_A = -40^\circ\text{C}$ to 125°C , $VDD1 = 3.0\text{ V}$ to 25 V , $VDD2 = 2.7\text{ V}$ to 5.5 V , $V_{REF} = 20\text{ mV}$ to 2.7 V ⁽¹⁾, and $V_{IN} = -400\text{ mV}$ to 4 V ⁽³⁾; typical specifications are at $T_A = 25^\circ\text{C}$, $VDD1 = 5\text{ V}$, $VDD2 = 3.3\text{ V}$, and $V_{REF} = 250\text{ mV}$ (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
POWER SUPPLY					
VDD1 _{UV}	VDD1 undervoltage detection threshold	VDD1 rising		3	V
		VDD1 falling		2.9	
VDD1 _{POR}	VDD1 power-on reset threshold	VDD1 falling		2.3	V
		VDD2 rising		2.7	V
VDD2 _{UV}	VDD2 undervoltage detection threshold	VDD2 falling		2.1	
I _{DD1}	High-side supply current	3.0V \leq VDD1 \leq 3.4V		4.0	mA
I _{DD1}	High-side supply current	3.4V $<$ VDD1 \leq 25V		3.2	4.3 mA
I _{DD2}	Low-side supply current			1.8	2.2 mA

- (1) Reference voltages $>1.6\text{ V}$ require $VDD1 > VDD1_{MIN}$. See the *Recommended Operation Conditions* table for details.
- (2) The voltage level V_{REF} determines if the device operates as window-comparator with positive and negative thresholds or as simple comparator with positive thresholds only. See the *Reference Input* section for more details.
- (3) But not exceeding the maximum input voltage specified in the *Recommended Operation Conditions* table.
- (4) The typical value is measured at $V_{IN} = 0.4\text{ V}$.
- (5) The typical value is measured at $V_{IN} = -400\text{ mV}$.

5.10 Switching Characteristics

over operating ambient temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
LATCH INPUT						
	Deglitch time	Falling edge	1.8	3.2	μs	
OPEN-DRAIN OUTPUT						
t_{pH}	Propagation delay time, $ V_{IN} $ rising	VDD2 = 3.3 V, V_{REF} = 250 mV, $V_{OVERDRIVE}$ = 10 mV, C_L = 15 pF	280	410	410	ns
		VDD2 = 3.3 V, V_{REF} = 2 V, $V_{OVERDRIVE}$ = 50 mV, C_L = 15 pF	240	370	370	
t_{pL}	Propagation delay time, $ V_{IN} $ falling	VDD2 = 3.3 V, V_{REF} = 250 mV, $V_{OVERDRIVE}$ = 10 mV, C_L = 15 pF	280	410	410	ns
		VDD2 = 3.3 V, V_{REF} = 2 V, $V_{OVERDRIVE}$ = 50 mV, C_L = 15 pF	240	370	370	
t_f	Output signal fall time	R_{PULLUP} = 4.7 kΩ, C_L = 15 pF	2	2	ns	
MODE SELECTION						
t_{HSEL}	Comparator hysteresis selection deglitch time	Cmp0, V_{REF} rising or falling	10	10	10	μs
t_{DIS13}	Comparator disable deglitch time	Cmp1, V_{REF} rising	10	10	10	μs
t_{EN13}	Comparator enable deglitch time	Cmp1, V_{REF} falling	100	100	100	μs
START-UP TIMING						
$t_{LS,STA}$	Low-side start-up time	VDD2 step to 2.7 V, VDD1 \geq 3.0 V	40	40	40	μs
$t_{HS,STA}$	High-side start-up time	VDD1 step to 3.0 V, VDD2 \geq 2.7 V	45	45	45	μs
$t_{HS,BLK}$	High-side blanking time		200	200	200	μs
$t_{HS,FLT}$	High-side-fault detection delay time		100	100	100	μs

5.11 Timing Diagrams




Figure 5-1. Rise, Fall, and Delay Time Definition (LATCH = Low)











Figure 5-2. Functional Timing Diagram

5.12 Insulation Characteristics Curves









5.13 Typical Characteristics

At VDD1 = 5V and VDD2 = 3.3V (unless otherwise noted)



5.13 Typical Characteristics (continued)

At VDD1 = 5V and VDD2 = 3.3V (unless otherwise noted)



5.13 Typical Characteristics (continued)

At VDD1 = 5V and VDD2 = 3.3V (unless otherwise noted)




Figure 5-18. Cmp0 Trip Threshold vs Supply Voltage




Figure 5-19. Cmp0 Trip Threshold vs Temperature




Figure 5-20. Cmp0 Trip Threshold Error vs Supply Voltage




Figure 5-21. Cmp0 Trip Threshold Error vs Temperature




Figure 5-22. Cmp0 Trip Threshold Hysteresis vs Supply Voltage




Figure 5-23. Cmp0 Trip Threshold Hysteresis vs Temperature

5.13 Typical Characteristics (continued)

At VDD1 = 5V and VDD2 = 3.3V (unless otherwise noted)




Figure 5-24. Cmp1 Trip Threshold vs Supply Voltage




Figure 5-25. Cmp1 Trip Threshold vs Temperature




Figure 5-26. Cmp1 Trip Threshold Error vs Supply Voltage




Figure 5-27. Cmp1 Trip Threshold Error vs Temperature




Figure 5-28. Cmp1 Trip Threshold Hysteresis vs Supply Voltage




Figure 5-29. Cmp1 Trip Threshold Hysteresis vs Temperature

5.13 Typical Characteristics (continued)

At VDD1 = 5V and VDD2 = 3.3V (unless otherwise noted)




Figure 5-30. Cmp1 Trip Threshold vs Supply Voltage




Figure 5-31. Cmp1 Trip Threshold vs Temperature




Figure 5-32. Cmp1 Trip Threshold Error vs Supply Voltage




Figure 5-33. Cmp1 Trip Threshold Error vs Temperature




Figure 5-34. Cmp1 Trip Threshold Hysteresis vs Supply Voltage




Figure 5-35. Cmp1 Trip Threshold Hysteresis vs Temperature

5.13 Typical Characteristics (continued)

At VDD1 = 5V and VDD2 = 3.3V (unless otherwise noted)




Figure 5-36. Cmp0 Propagation Delay vs Overdrive




Figure 5-37. Cmp0 Propagation Delay vs Temperature




Figure 5-38. Cmp1 Propagation Delay vs Overdrive




Figure 5-39. Cmp1 Propagation Delay vs Temperature




Figure 5-40. Input Bias Current vs Input Voltage




Figure 5-41. Input Bias Current vs Temperature

5.13 Typical Characteristics (continued)

At VDD1 = 5V and VDD2 = 3.3V (unless otherwise noted)




Figure 5-42. Reference Current vs Reference Voltage




Figure 5-43. Reference Current vs Temperature




Figure 5-44. High-Side Supply Current vs Supply Voltage




Figure 5-45. High-Side Supply Current vs Temperature




Figure 5-46. Low-Side Supply Current vs Supply Voltage




Figure 5-47. Low-Side Supply Current vs Temperature

6 Detailed Description

6.1 Overview


The AMC22C12-Q1 is an isolated window comparator with an open-drain output and optional latch function. The window comparator is comprised of comparator Cmp0 and Cmp1. Cmp0 compares the input voltage (V_{IN}) against the positive threshold (V_{IT+}) and Cmp1 compares the input voltage (V_{IN}) against the negative threshold (V_{IT-}). V_{IT+} and V_{IT-} are of equal magnitude but opposite signs, therefore the comparison window is centered around 0V. The comparison threshold is adjustable from $\pm 20\text{mV}$ to $\pm 300\text{mV}$ through an internally generated $100\mu\text{A}$ reference current and a single external resistor.

The open-drain output is actively pulled low when the input voltage (V_{IN}) is outside the comparison window. The behavior when V_{IN} drops back inside the window is determined by the LATCH pin, as described in the [Open-Drain Digital Output](#) section.

When the voltage on the REF pin is greater than V_{MSEL} , the device operates in positive-comparator mode. This mode is particularly useful for monitoring positive voltages. The negative comparator (Cmp1) is disabled and only the positive comparator (Cmp0) is functional. The reference voltage in this mode can be as high as 2.7V.

Galvanic isolation between the high- and low-voltage side of the device is achieved by transmitting the comparator states across a SiO_2 -based, capacitive isolation barrier. This isolation barrier supports a high level of magnetic field immunity, as described in the [ISO72x Digital Isolator Magnetic-Field Immunity](#) application note. The digital modulation scheme used in the AMC22C12-Q1 to transmit data across the isolation barrier, and the isolation barrier characteristics, result in high reliability and common-mode transient immunity.

6.2 Functional Block Diagram



6.3 Feature Description

6.3.1 Analog Input

The positive comparator trips when the input voltage (V_{IN}) rises above the V_{IT+} threshold that is defined as the reference value plus the internal hysteresis voltage. The positive comparator releases when V_{IN} drops below the V_{IT-} threshold that equals the reference value. The negative comparator trips when V_{IN} drops below the V_{IT-} threshold that is defined as the negative reference value minus the internal hysteresis voltage. The negative comparator releases when V_{IN} rises above the V_{IT+} threshold that equals the negative reference value.

The difference between V_{IT+} and V_{IT-} is referred to as the *comparator hysteresis* and is 4mV for reference voltages below 450mV. The integrated hysteresis makes the AMC22C12-Q1 less sensitive to input noise and provides stable operation in noisy environments without having to add external positive feedback to create hysteresis. The hysteresis of Cmp0 increases to 25mV for reference values (V_{REF}) greater than 600mV. See the [Reference Input](#) description for more details.

Figure 6-1 shows a timing diagram of the relationship between hysteresis and switching thresholds.




Figure 6-1. Switching Thresholds and Hysteresis

6.3.2 Reference Input

The voltage on the REF pin determines the trip threshold of the window comparator. The internal precision current source forces a $100\mu\text{A}$ current through an external resistor connected from the REF pin to GND1. The resulting voltage across the resistor (V_{REF}) equals the magnitude of the positive and negative trip thresholds, see [Figure 6-1](#). Place a 100nF capacitor parallel to the resistor to filter the reference voltage. This capacitor must be charged by the $100\mu\text{A}$ current source during power-up and the charging time can exceed the high-side blanking time ($t_{\text{HS,BLK}}$). In this case, as shown in [Figure 6-2](#), the comparator can output an incorrect state after the high-side blanking time has expired until V_{REF} reaches the final value. See the [Power-Up and Power-Down Behavior](#) section for more details on power-up behavior.




Figure 6-2. Output Behavior for Long Settling Times of the Reference Voltage

The voltage on the REF pin also determines the functionality of the negative comparator (Cmp1) and the hysteresis of the positive comparator (Cmp0) shown in the [Functional Block Diagram](#). If V_{REF} exceeds the V_{MSEL} threshold defined in the [Electrical Characteristics](#) table, Cmp1 is disabled and the hysteresis of Cmp0 is increased from 4mV (typical) to 25mV . Positive-comparator mode is intended for voltage-monitoring applications that require higher input voltages and higher noise immunity.

The reference pin can be driven by an external voltage source to change the comparator thresholds during operation. However, do not drive V_{REF} dynamically across the V_{MSEL} threshold during normal operation because doing so changes the hysteresis of the Cmp0 comparator and can lead to unintentional switching of the output.

[Figure 6-3](#) shows a mode selection timing diagram.




Figure 6-3. Mode Selection

6.3.3 Isolation Channel Signal Transmission

The AMC22C12-Q1 uses an on-off keying (OOK) modulation scheme, as shown in [Figure 6-4](#), to transmit the comparator output states across the SiO_2 -based isolation barrier. The transmit driver (TX) shown in the [Functional Block Diagram](#) transmits an internally-generated, high-frequency carrier across the isolation barrier to represent a digital one and does not send a signal to represent a digital zero.

The receiver (RX) on the other side of the isolation barrier recovers and demodulates the signal and provides the data for the logic that drives the open-drain output buffer. The AMC22C12-Q1 transmission channel is optimized to achieve the highest level of common-mode transient immunity (CMTI) and the lowest level of radiated emissions caused by the high-frequency carrier and RX/TX buffer switching.




Figure 6-4. OOK-Based Modulation Scheme

6.3.4 Open-Drain Digital Output

The AMC22C12-Q1 provides an open-drain output with an optional latching function. The output is actively pulled low when $|V_{IN}|$ exceeds the threshold value defined by the voltage on the REF pin, see [Figure 6-1](#).

The open-drain output is diode-connected to the VDD2 supply (see the [Functional Block Diagram](#)), meaning that the output cannot be pulled more than 500mV above the VDD2 supply before significant current begins to flow into the OUT pin. In particular, the open-drain output is clamped to one diode voltage above ground if VDD2 is at the GND2 level. This behavior is indicated by the gray shadings in [Figure 6-5](#) through [Figure 6-10](#).

On a system level, the CMTI performance of an open-drain signal line depends on the value of the pullup resistor. During a common-mode transient event with a high slew rate (high dV/dt), the open-drain signal line can be pulled low because of parasitic capacitive coupling between the high side and the low side of the printed circuit board (PCB). The effect of the parasitic coupling on the signal level is a function of the pullup strength and a lower value pullup resistor results in better CMTI performance. The AMC22C12-Q1 is characterized by a relatively weak pullup resistor value of $10\text{k}\Omega$ to make sure that the specified CMTI performance is met in a typical application with a $4.7\text{k}\Omega$ or lower pullup resistor.

6.3.4.1 Transparent Output Mode

The device is set to transparent mode when the LATCH pin is pulled low, thus allowing the output state to change and follow the input signal with respect to the programmed trip threshold. For example, when the input signal rises above the trip threshold, the OUT pin is pulled low. When the input signal drops below the trip threshold, the output returns to the default high output state. A common implementation using the device in transparent mode is to connect the OUT pin to a hardware interrupt input on a controller. As soon as an out-of-range condition is detected by the device and the OUT pin is pulled low, the controller interrupt terminal detects the output state change and can begin making changes to the system operation needed to address the out-of-range condition.

6.3.4.2 Latch Output Mode

Some applications do not have the functionality available to continuously monitor the state of the OUT pin to detect an overcurrent condition. A typical example of this application is a system that is only able to poll the OUT terminal state periodically to determine if the system is functioning correctly. If the device is set to transparent mode in this type of application, a change in the state of the OUT pin can be missed if the out-of-range condition does not appear during one of these periodic polling events.

Latch mode is specifically intended to accommodate these applications. The device is placed in latch mode by setting the voltage on the LATCH terminal to a logic high level. The difference between latch mode and transparent mode is how the output responds when an out-of-range event ends. In transparent mode, when the input signal drops below the trip threshold, the output state returns to the default high setting to indicate that the out-of-range event has ended.

In latch mode, when an out-of-range condition is detected and the OUT pin is pulled low, the OUT pin does not return to the default high level when the input signal drops below the trip threshold level. To clear the event, the LATCH terminal must be pulled low for at least 4 μs . Pulling the LATCH pin low allows the OUT pin to return to the default high level, provided that the input signal has dropped below the trip threshold. If the input signal is still above the threshold when the LATCH pin is pulled low, the OUT terminal remains low. When the out-of-range event is detected by the system controller, the LATCH pin can be set back to high to place the device back into latch mode.

6.3.5 Power-Up and Power-Down Behavior

The open-drain output powers up in a high-impedance (Hi-Z) state when the low-side supply (VDD2) turns on. After power-up, if the high-side is not functional yet, the output is actively pulled low. As shown in [Figure 6-5](#), this condition happens after the low-side start-up time plus the high-side fault detection delay time ($t_{LS,STA} + t_{HS,FLT}$). Similarly, if the high-side supply drops below the undervoltage threshold (VDD1_{UV}), as described in [Figure 6-8](#), for more than the high-side fault detection delay time during normal operation, the open-drain output is pulled low. This delay allows the system to shut down reliably when the high-side supply is missing.

Communication start between the high-side and low-side of the comparator is delayed by the high-side blanking time ($t_{HS,BLK}$, a time constant implemented on the high-voltage side) to allow the voltage on the REF pin to settle, and to avoid unintentional switching of the comparator output during power-up.

[Figure 6-5](#) through [Figure 6-10](#) depict typical power-up and power-down scenarios.

In [Figure 6-5](#), the low-side supply (VDD2) turns on but the high-side supply (VDD1) remains off. The output powers up in a Hi-Z state. After $t_{HS,FLT}$, OUT is pulled low indicating a no-power fault on the high side.

In [Figure 6-6](#), the high-side supply (VDD1) turns on long after the low-side supply (VDD2) turns on. The output is initially in an active-low state, see [Figure 6-5](#). After the high-side supply is enabled, there is a duration of $t_{HS,STA} + t_{HS,BLK}$ before the device assumes normal operation and the output reflects the current state of the comparator.




Figure 6-5. VDD2 Turns On, VDD1 Stays Off




Figure 6-6. VDD2 is On; VDD1 Turns On (Long Delay)

In [Figure 6-7](#), the low-side supply (VDD2) turns on, followed by the high-side supply (VDD1) with only a short delay. The output is initially in a Hi-Z state. The high-side fault detection delay ($t_{HS,FLT}$) is shorter than the high-side blanking time ($t_{HS,BLK}$), and therefore the output is pulled low after $t_{HS,FLT}$, indicating that the high-side is not operational yet. After the high-side blanking time ($t_{HS,BLK}$) elapses, the device assumes normal operation and the output reflects the current state of the comparator.

In [Figure 6-8](#), the high-side supply (VDD1) turns off, followed by the low-side supply (VDD2). After the high-side fault detection delay time ($t_{HS,FLT}$), the output is actively pulled low. As soon as VDD2 drops below the VDD2_{UV} threshold, the output enters a Hi-Z state.




Figure 6-7. VDD2 Turns On, Followed by VDD1 (Short Delay)




Figure 6-8. VDD1 Turns Off, Followed by VDD2

In [Figure 6-9](#), the low-side supply (VDD2) turns on after the high-side is fully powered up (the delay between VDD1 and VDD2 is greater than $(t_{HS,STA} + t_{HS,BLK})$). The output starts in a Hi-Z state. After the low-side start-up time ($t_{LS,STA}$), the device enters normal operation.

In [Figure 6-10](#), the low-side supply (VDD2) turns off, followed by the high-side supply (VDD1). As soon as VDD2 drops below the $VDD2_{UV}$ threshold, the output enters a Hi-Z state.




Figure 6-9. VDD1 Turns On, Followed by VDD2 (Long Delay)




Figure 6-10. VDD2 Turns Off, Followed by VDD1

6.3.6 VDD1 Brownout and Power-Loss Behavior

Brownout is a condition where the VDD1 supply drops below the specified operating voltage range but the device remains functional. Power loss is a condition where the VDD1 supply drops below a level where the device stops being functional. Depending on the duration and the voltage level, a brownout condition can or can not be noticeable at the output of the device. A power-loss condition is always signaled on the output of the isolated comparator.

Figure 6-11 through Figure 6-13 show typical brownout and power-loss scenarios.

In Figure 6-11, VDD1 droops below the undervoltage detection threshold ($VDD1_{UV}$) but recovers before the high-side-fault detection delay time ($t_{HS,FLT}$) expires. The brownout event has no effect on the comparator output.

In Figure 6-12, VDD1 droops below the undervoltage detection threshold ($VDD1_{UV}$) for more than the high-side-fault detection delay time ($t_{HS,FLT}$). The brownout condition is detected as a fault and the output is pulled low after a delay equal to $t_{HS,FLT}$. The device resumes normal operation as soon as VDD1 recovers above the $VDD1_{UV}$ threshold.




Figure 6-11. Output Response to a Short Brownout Event on VDD1




Figure 6-12. Output Response to a Long Brownout Event on VDD1

In Figure 6-13, VDD1 droops below the power-on-reset (POR) threshold ($VDD1_{POR}$). The power-loss condition is detected as a fault and the output is pulled low after a delay equal to $t_{HS,FLT}$. The device resumes normal operation after a delay equal to $t_{HS,STA} + t_{HS,BLK}$ after VDD1 recovers above the $VDD1_{UV}$ threshold.




Figure 6-13. Output Response to a Power-Loss Event on VDD1

6.4 Device Functional Modes

The AMC22C12-Q1 is operational when the power supplies VDD1 and VDD2 are applied, as specified in the *Recommended Operating Conditions* table.

Both comparators on the high-side function together as one window comparator when the voltage on the REF pin is below the V_{MSEL} threshold. If the voltage on the REF pin exceeds the V_{MSEL} threshold, the negative comparator (Cmp0) is disabled and Cmp1 functions as a single positive comparator with increased hysteresis, as described in the *Reference Input* section.

The device has two output operating modes that are selected based on the LATCH input pin setting: transparent mode and latch mode. These modes affect how the OUT pin responds to the changing input signal conditions. See the *Open-Drain Digital Output* section for details.

7 Application and Implementation

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

7.1 Application Information

With low response time, high common-mode transient immunity (CMTI), and a basic-certified isolation barrier, the AMC22C12-Q1 is designed to provide fast and reliable overcurrent and overvoltage detection for high-voltage applications in harsh and noisy environments.

7.2 Typical Applications

7.2.1 Overcurrent Detection

Fast overcurrent detection is a common requirement in DC/DC converter and motor-control applications, and can be implemented with an AMC22C12-Q1 isolated window comparator as shown in [Figure 7-1](#).




Figure 7-1. Using the AMC22C12-Q1 for Overcurrent Detection

The load current flowing through an external shunt resistor RSHUNT produces a voltage drop that is sensed by the [AMC1200-Q1](#) for control purposes. The same voltage is monitored by the [AMC22C12-Q1](#) that is connected in parallel to the current-sensing amplifier and provides a fast sensing path for positive and negative fault-current detection. The overcurrent detection threshold is set by the external resistor R1 and the overcurrent event is signaled on the open-drain output OUT.

As depicted in [Figure 7-1](#), the integrated low-dropout (LDO) regulator on the high-side allows direct connection of the VDD1 input to a commonly used floating gate-driver supply. Alternatively, the [AMC22C12-Q1](#) can share a regulated supply with the [AMC1200-Q1](#). In that case, the VDD1 pin of the [AMC22C12-Q1](#) connects directly to the VDD1 pin of the [AMC1200-Q1](#) and R4 is not needed. The fast response time and high common-mode transient immunity (CMTI) of the [AMC22C12-Q1](#) provide reliable and accurate operation even in high-noise environments.

7.2.1.1 Design Requirements

[Table 7-1](#) lists the parameters for the application example in [Figure 7-1](#).

Table 7-1. Design Requirements

PARAMETER	VALUE
High-side supply voltage	3 V to 25 V
Low-side supply voltage	2.7 V to 5.5 V
Shunt-resistor value	10 mΩ
Linear input voltage range of the AMC1200-Q1	±250 mV
Maximum peak motor current	±25 A
Overcurrent detection threshold	±20 A

7.2.1.2 Detailed Design Procedure

The value of the shunt resistor in this example is 10 mΩ, determined by the linear input voltage range of the [AMC1200-Q1](#) current-sensing amplifier (±250 mV) and the full-scale current of ±25 A.

At the desired 20-A overcurrent detection level, the voltage drop across the shunt resistor is $10 \text{ m}\Omega \times 20 \text{ A} = 200 \text{ mV}$. The positive-going trip threshold of the window comparator is $V_{\text{REF}} + V_{\text{HYS}}$, where V_{HYS} is 4 mV as specified in the [Electrical Characteristics](#) table and V_{REF} is the voltage across R1 that is connected between the REF and GND1 pins. R1 is calculated as $(V_{\text{TRIP}} - V_{\text{HYS}}) / I_{\text{REF}} = (200 \text{ mV} - 4 \text{ mV}) / 100 \mu\text{A} = 1.96 \text{ k}\Omega$ and matches a value from the E96 series (1% accuracy).

A 10-Ω, 1-nF RC filter (R5, C6) is placed at the input of the comparator to filter the input signal and reduce noise sensitivity. This filter adds $10 \Omega \times 1 \text{ nF} = 10 \text{ ns}$ of propagation delay that must be considered when calculating the overall response time of the protection circuit. Larger filter constants are preferable to increase noise immunity if the system can tolerate the additional delay.

[Table 7-2](#) summarizes the key parameters of the design.

Table 7-2. Overcurrent Detection Design Example

PARAMETER	VALUE
Reference resistor value (R1)	1.96 kΩ
Reference capacitor value (C5)	100 nF
Reference voltage	196 mV
Reference voltage settling time (to 90% of final value)	470 μs
Overcurrent trip threshold (rising)	200 mV / 20.0 A
Overcurrent trip threshold (falling)	196 mV / 19.6 A

7.2.2 Overvoltage Detection

Isolated amplifiers such as the [AMC1211-Q1](#) are widely used for measuring the DC link voltage in onboard chargers (OBC), DC/DC converters, and traction inverters. Power stages connected to the DC link rail can be sensitive to overvoltage conditions that can occur (for example, during a braking operation). The isolated amplifier is not always able to alert the system controller fast enough to take appropriate action to reduce the DC link voltage. Therefore, a fast, isolated comparator is required to detect overvoltage conditions.

[Figure 7-2](#) shows a simplified schematic of a traction inverter where the DC link voltage is sensed by an [AMC1211-Q1](#) isolated amplifier. The [AMC22C12-Q1](#) is connected parallel to the [AMC1211-Q1](#) and monitors the voltage across RSNS for overvoltage conditions. The overvoltage trip-threshold is set by the R1 resistor connected to the REF pin of the [AMC22C12-Q1](#). The open-drain OUT pin of the [AMC22C12-Q1](#) is connected to a GPIO or interrupt pin of the MCU and is actively pulled low whenever the input voltage (V_{IN}) exceeds the reference voltage (V_{REF}).




Figure 7-2. Using the [AMC22C12-Q1](#) for Overvoltage Detection

7.2.2.1 Design Requirements

Table 7-3 lists the parameters for the application example in Figure 7-2.

Table 7-3. Design Requirements

PARAMETER	VALUE
High-side supply voltage	3 V to 25 V
Low-side supply voltage	3 V to 5.5 V
Nominal DC link voltage	400 V
Linear full-scale input voltage of the AMC1211-Q1	2 V
DC link voltage range for linear sensing	0 V to 450 V
DC link overvoltage detection threshold	480 V

7.2.2.2 Detailed Design Procedure

The voltage divider consisting of R11, R12, and RSNS is sized such that the voltage drop across RSNS equals the linear full-scale input voltage (2 V) of the AMC1211-Q1 at the maximum DC-link voltage that is of interest for linear sensing (450 V). Therefore, the voltage drop across RSNS at the overvoltage condition is $480 \text{ V} / 450 \text{ V} \times 2 \text{ V} = 2.133 \text{ V}$. This value is the target value for the reference voltage (V_{REF}) of the AMC22C12-Q1.

V_{REF} is determined by the external resistor R1 and the internal 100- μA current source of the AMC22C12-Q1. R1 is calculated as $(V_{\text{TRIP}} - V_{\text{HYS}}) / I_{\text{REF}} = (2133 \text{ mV} - 25 \text{ mV}) / 100 \mu\text{A} = 21.08 \text{ k}\Omega$. The closest value in the E192 series is 21.0 k Ω . The comparator hysteresis voltage (V_{HYS}) is subtracted from V_{TRIP} because the comparator trips at $V_{\text{REF}} + V_{\text{HYS}}$, see Figure 6-1. The hysteresis value is 25 mV because the reference voltage is greater than 550 mV, as explained in the [Reference Input](#) section.

Table 7-4 summarizes the key parameters of the design.

Table 7-4. Overvoltage and Undervoltage Detection Design Example

PARAMETER	VALUE
Reference resistor value (R1)	21.0 k Ω
Reference capacitor value (C5)	100 nF
Reference voltage	2100 mV
Reference voltage settling time (to 90% of final value)	4.85 ms
Overvoltage trip threshold (rising)	478 V
Overvoltage trip threshold (falling)	472 V

7.2.3 Application Curves

Figure 7-3 shows the typical response of the AMC22C12-Q1 to a bipolar, triangular input waveform with an amplitude of 720mV_{PP}. The output (OUT) switches when VIN crosses the ± 250 mV level determined by the REF pin voltage that is biased to 250mV in this example.




Figure 7-3. Output Response of the AMC22C12-Q1 to a Triangular Input Waveform

The integrated LDO of the AMC22C12-Q1 greatly relaxes the power-supply requirements on the high-voltage side and allows powering the device from non-regulated transformer, charge pump, and bootstrap supplies. As given by the following images, the internal LDO provides a stable operating voltage to the internal circuitry, allowing the trip thresholds to remain mostly undisturbed even at ripple voltages of 2V_{PP} and higher.




Figure 7-4. Trip Threshold Sensitivity to VDD1 Ripple Voltage (Cmp0, $f_{\text{RIPPLE}} = 10\text{kHz}$)




Figure 7-5. Trip Threshold Sensitivity to VDD1 Ripple Voltage (Cmp1, $f_{\text{RIPPLE}} = 10\text{kHz}$)

7.3 Best Design Practices

Keep the connection between the low-side of the sense resistor and the GND1 pin of the AMC22C12-Q1 short and low impedance. Any voltage drop in the ground line adds error to the voltage sensed at the input of the comparator and leads to inaccuracies in the trip thresholds.

For best common-mode transient immunity, place the filter capacitor C5 as closely to the REF pin as possible as illustrated in [Figure 7-7](#). Use a low-value pullup resistor ($<10\text{k}\Omega$) on the open-drain output, as explained in the [Open-Drain Digital Output](#) section, to minimize the effect of capacitive coupling on the open-drain signal line during a common-mode transient event.

Do not exceed the 300mV V_{REF} limit specified in the [Recommended Operating Conditions](#) table for bidirectional current-sensing applications. Do not operate the device with the REF pin biased close to the V_{MSEL} threshold (450mV to the 600mV range) to avoid dynamic switching of the Cmp0 hysteresis as explained in the [Reference Input](#) section.

The AMC22C12-Q1 provides a limited 200 μs blanking time ($t_{\text{HS,BLK}}$) to allow the reference voltage (V_{REF}) to settle during start-up. For many applications, the reference voltage takes longer to settle than the 200 μs blanking time and the output of the comparator can possibly glitch during system start-up as described in [Figure 6-2](#). Consider the reference voltage settling time in the overall system start-up design.

7.4 Power Supply Recommendations

The AMC22C12-Q1 does not require any specific power-up sequencing. The high-side power supply (VDD1) is decoupled with a low-ESR, 100nF capacitor (C1) parallel to a low-ESR, 1μF capacitor (C2). The low-side power supply (VDD2) is equally decoupled with a low-ESR, 100nF capacitor (C3) parallel to a low-ESR, 1μF capacitor (C4). Place all four capacitors (C1, C2, C3, and C4) as close to the device as possible. [Figure 7-6](#) shows a decoupling schematic for the AMC22C12-Q1.

For high VDD1 supply voltages (>5.5V) place a 10Ω resistor (R4) in series with the VDD1 power supply for additional filtering.




Figure 7-6. Decoupling of the AMC22C12-Q1

Capacitors must provide adequate effective capacitance under the applicable DC bias conditions experienced in the application. Multilayer ceramic capacitors (MLCCs) typically exhibit only a fraction of the nominal capacitance under real-world conditions and this factor must be taken into consideration when selecting these capacitors. This problem is especially acute in low-profile capacitors, in which the dielectric field strength is higher than in taller components. Reputable capacitor manufacturers provide capacitance versus DC bias curves that greatly simplify component selection.

7.5 Layout

7.5.1 Layout Guidelines

[Figure 7-7](#) shows a layout recommendation with the critical placement of the decoupling capacitors (as close as possible to the AMC22C12-Q1 supply pins) and placement of the other components required by the device.

7.5.2 Layout Example




Figure 7-7. Recommended Layout of the AMC22C12-Q1

8 Device and Documentation Support

8.1 Documentation Support

8.1.1 Related Documentation

For related documentation, see the following:

- Texas Instruments, *Isolation Glossary* application note
- Texas Instruments, *Semiconductor and IC Package Thermal Metrics* application note
- Texas Instruments, *ISO72x Digital Isolator Magnetic-Field Immunity* application note
- Texas Instruments, *AMC1200-Q1 Fully-Differential Isolation Amplifier* data sheet
- Texas Instruments, *AMC1211-Q1 High-Impedance, 2-V Input, Basic Isolated Amplifiers* data sheet
- Texas Instruments, *Isolated Amplifier Voltage Sensing Excel Calculator* design tool

8.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Notifications* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

8.3 Support Resources

[TI E2E™ support forums](#) are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use](#).

8.4 Trademarks

TI E2E™ is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

8.5 Electrostatic Discharge Caution

 This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

8.6 Glossary

[TI Glossary](#) This glossary lists and explains terms, acronyms, and definitions.

9 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from August 27, 2022 to September 30, 2024 (from Revision A (August 2022) to Revision B (December 2024))


	Page
• Updated the numbering format for tables, figures, and cross-references throughout the document.....	1
• Corrected package drawing in <i>Pin Configuration and Functions</i> section.....	3
• Added Safety-Related Certificate number.....	7
• Added IDD1 specification for $3.0\text{ V} \leq \text{VDD1} \leq 3.4\text{ V}$	8
• Changed <i>propagation delay vs overdrive</i> plots.....	12
• Updated resistor designators of voltage divider.....	29

Changes from Revision * (June 2022) to Revision A (August 2022)	Page
• Changed document status from <i>advanced information</i> to <i>production data</i>	1

10 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

10.1 Mechanical Data



NOTES:


- Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.
- This drawing is subject to change without notice.
- This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
- This dimension does not include interlead flash.
- Reference JEDEC registration MS-012, variation AA.

EXAMPLE BOARD LAYOUT


D0008A

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE:8X



4214825/C 02/2019


NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.
7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

EXAMPLE STENCIL DESIGN

D0008A
SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



SOLDER PASTE EXAMPLE
 BASED ON .005 INCH [0.125 MM] THICK STENCIL
 SCALE:8X

4214825/C 02/2019

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.

PACKAGING INFORMATION

Orderable part number	Status (1)	Material type (2)	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
AMC22C12QDRQ1	Active	Production	SOIC (D) 8	3000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	22C12Q
AMC22C12QDRQ1.A	Active	Production	SOIC (D) 8	3000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	22C12Q

⁽¹⁾ **Status:** For more details on status, see our [product life cycle](#).

⁽²⁾ **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ **RoHS values:** Yes, No, RoHS Exempt. See the [TI RoHS Statement](#) for additional information and value definition.

⁽⁴⁾ **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.



In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF AMC22C12-Q1 :


- Catalog : [AMC22C12](#)

NOTE: Qualified Version Definitions:

- Catalog - TI's standard catalog product


TAPE AND REEL INFORMATION
REEL DIMENSIONS

TAPE DIMENSIONS


A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE


*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
AMC22C12QDRQ1	SOIC	D	8	3000	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1

TAPE AND REEL BOX DIMENSIONS


*All dimensions are nominal


Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
AMC22C12QDRQ1	SOIC	D	8	3000	353.0	353.0	32.0



PACKAGE OUTLINE

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES:


1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
4. This dimension does not include interlead flash.
5. Reference JEDEC registration MS-012, variation AA.

EXAMPLE BOARD LAYOUT


D0008A

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE:8X



SOLDER MASK DETAILS

4214825/C 02/2019

NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.


7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

EXAMPLE STENCIL DESIGN

D0008A

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



SOLDER PASTE EXAMPLE
BASED ON .005 INCH [0.125 MM] THICK STENCIL
SCALE:8X

4214825/C 02/2019

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you fully indemnify TI and its representatives against any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](#), [TI's General Quality Guidelines](#), or other applicable terms available either on [ti.com](#) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products. Unless TI explicitly designates a product as custom or customer-specified, TI products are standard, catalog, general purpose devices.

TI objects to and rejects any additional or different terms you may propose.

Copyright © 2026, Texas Instruments Incorporated

Last updated 10/2025