

# CC2755x10 SimpleLink Family of 2.4GHz High Performance Wireless MCUs

## 1 Features

#### Wireless MCU Processing Elements

- Arm<sup>®</sup> Cortex<sup>®</sup>-M33 processor (96MHz) with FPU (floating point unit), TrustZone®-M support and CDE (custom datapath extension) for machine learning acceleration
- Algorithm Processing Unit (APU) (96MHz)
  - Mathematical accelerator for efficient vector and matrix operations
  - Bluetooth® 6.0 Channel Sounding post-\_ processing support for IFFT and advanced super-resolution algorithms like MUSIC (MUltiple SIgnal Classification)

#### Wireless MCU Memory

- Up to 1MB of in-system programmable flash
- Up to 162KB of SRAM
- 32KB of System ROM with secure boot root of trust (RoT) and a serial (SPI/UART) bootloader
- Serial wire debug (SWD)

#### **MCU** Peripherals

- 23 GPIOs, digital peripherals can be routed to multiple GPIOs
  - Two IO pads SWD, multiplexed with GPIOs
  - Two IO pads LFXT, multiplexed with GPIOs
  - 19 DIOs (analog or digital IOs)
- All GPIOs with wakeup and interrupt capabilities
- 3 × 16-bit and 1 × 32-bit general-purpose timers, quadrature decode mode support
- Real-time clock (RTC)
- Watchdog timer
- System timer for radio, RTOS, and application operations for Bluetooth channel sounding postprocessing
- 12-bit ADC, up to 1.2Msps, 8 external inputs ٠
- Temperature sensor and battery monitor ٠
- 1× low power comparator
- 2× UART with LIN capability
- 2× SPI
- 1× I2C
- 1× 12S

#### Security enablers

- Global Platform SESIP (Security Evaluation Standard for IoT Platforms) Level 3 and Arm PSA (Platform Security Architecture) Level 3 Certification
- Hardware Security Module (HSM) with proprietary controller and dedicated memories supporting accelerated cryptographic operations and secure key storage:

- AES (up to 256 bits) crypto accelerator
- ECC (up to 521 bits), RSA (up to 3072 bits) public key accelerator
- SHA-2 (up to 512 bits) accelerator
- True random number generator
- HSM firmware update support
- Separate AES 128bit crypto accelerator (LAES) for latency-critical link-layer crypto operations
- · Secure boot and secure firmware updates
- Cortex®-M33 TrustZone-M. MPU, memory firewalls for software isolation
- Voltage glitch monitor (VGM)

#### Low power consumption (at 3.3V)

- On-chip buck DC/DC converter •
- RX current: 6.1mA
- TX current at 0dBm: 7.7mA
- TX current at +10dBm: 24mA
- TX current at +20dBm: 128mA (P version)
- Active mode MCU 96MHz (CoreMark®): 6.8mA
- Standby: 0.9µA (low power mode, RTC on, full RAM retention)
- Reset or Shutdown: 160nA

#### Wireless protocol support

- Matter
- Bluetooth<sup>®</sup> 6.x Low Energy
  - Support for Bluetooth Channel Sounding (High Accuracy Distance Measurement)
- Zigbee®
- Thread
- **Proprietary Systems**

#### **High-performance radio**

- 2.4GHz RF transceiver compatible with Bluetooth® Low Energy specification and IEEE 802.15.4 specification
- Output power up to +10dBm (R version)
- Output power up to +20dBm (P version)
- Integrated BALUN
- Integrated RF switch
- Receiver sensitivity:
  - 103.5dBm for Bluetooth<sup>®</sup> LE 125kbps
  - 97dBm for Bluetooth<sup>®</sup> LE 1Mbps
  - 103dBm for IEEE 802.15.4 (2.4GHz)

#### **Regulatory compliance**

- Designed for systems targeting compliance with worldwide radio frequency regulations
  - EN 300 328 (Europe)
  - FCC CFR47 Part 15 (US)
  - ARIB STD-T66 (Japan)

#### **Development Tools and Software**

An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications, intellectual property matters and other important disclaimers. ADVANCE INFORMATION for preproduction products; subject to change without notice.



#### CC2755R10, CC2755P10 SWRS306 – OCTOBER 2024



- LP-EM-CC2745R10-Q1 LaunchPad™ Development Kit
- BP-EM-CS Multiple antenna board for Bluetooth 6.0 Channel Sounding
- SimpleLink<sup>™</sup> Low Power F3 Software Development Kit (SDK)
  - Fully qualified Bluetooth® software protocol stack in SDK
    - Up to 32 concurrent multirole connections
    - Bluetooth 6.0 Channel Sounding Support
- SysConfig system configuration tool
- SmartRF<sup>™</sup> Studio for simple radio configuration

## Operating range:

- Junction temperature T<sub>J</sub>: –40°C to 125°C
- Wide supply voltage range 1.71V to 3.8V

## Package

• 6mm × 6mm QFN40 with wettable flanks

# 2 Applications

- Medical
  - Home healthcare—blood glucose monitors, blood pressure monitor, CPAP machine, electronic thermometer
  - Patient monitoring and diagnostics—medical sensor patches
  - Personal care and fitness—electric toothbrush, wearable fitness & activity monitor

## Building automation

 Building security systems—motion detector, electronic smart lock, door and window sensor, garage door system, gateway

- HVAC—thermostat, wireless environmental sensor
- Fire safety system—smoke and heat detector
- Video surveillance—IP network camera
- Lighting
  - LED luminaire
  - Lighting control—daylight sensor, lighting sensor, wireless control
- Factory automation and control
- Retail automation and payment—electronic point of sale
  - Electronic shelf label
- Grid infrastructure
  - Smart meters—water meter, gas meter, electricity meter, and heat cost allocators
  - Grid communications—wireless communications
  - Long-range sensor applications
  - Other alternative energy—energy harvesting
- Communication equipment
- Wired networking
- wireless LAN or Wi-Fi access points, edge router
- Personal electronics
  - Connected peripherals—consumer wireless module, pointing devices, keyboards and keypads
  - Gaming—electronic and robotic toys
  - Wearables (non-medical)—smart trackers, smart clothing

# 3 Description

The SimpleLink<sup>™</sup> CC2755R and CC2755P family of devices are 2.4GHz wireless microcontrollers (MCUs), targeting Bluetooth<sup>®</sup> Low Energy (6.x and the upcoming versions), Zigbee (3.0 and the upcoming versions), Thread (1.3 and the upcoming versions), Matter (1.2 and the upcoming versions) and Proprietary 2.4GHz applications. These devices are optimized for low-power wireless communication with Over the Air Download (OAD) support in building automation (wireless sensors, lighting control, beacons), appliances, asset tracking, medical, and personal electronics (toys, HID, stylus pens) markets. Highlighted features of this device include:

- Support for Bluetooth<sup>®</sup> 6.0 and earlier version features:
  - LE Coded PHYs (Long Range), LE 2Mbit PHY (high speed), advertising extensions, multiple advertisement Sets, CSA#2, as well as backward compatibility with earlier Low Energy specifications.
  - Bluetooth<sup>®</sup> Channel Sounding technology and Algorithm Processing Unit (APU) to enable high accuracy, low cost, and secure phase-based ranging mechanism for distance estimation.
    - APU enables latency and power-efficient execution of distance-ranging signal processing algorithms including FFT and super-resolution complex algorithms like MUSIC (MUltiple SIgnal Classification) at the lowest energy consumption.
- Arm (Custom Data Extension) CDE instruction support for machine learning acceleration
- Fully qualified Bluetooth software protocol stack included with the SimpleLink<sup>™</sup> Low Power F3 Software Development Kit (SDK)
- Zigbee<sup>®</sup> protocol stack support in the SimpleLink™ Low Power F3 Software Development Kit (SDK)
- Thread protocol stack support in SIMPLELINK TI OPENTHREAD SDK



- Matter stack support in SIMPLELINK MATTER SDK
  - Advanced security features for connected wireless MCUs:
    - Isolated HSM environment with a dedicated controller handling accelerated cryptographic and random number generation operations
    - Secure boot and firmware updates with the root of trust enabled by immutable system ROM
    - ARM Cortex M33 TrustZone-M based trusted execution environment support
    - Secure key storage support with HSM and TrustZone-M
    - Hardware fault sensors to mitigate low-cost, low-effort, non-invasive physical attack threats like voltage glitch injection.
    - Dedicated AES-128 HW accelerator for handling timing critical link layer encryption/decryption operations
- Ultra-low standby current with full 162KB SRAM retention and RTC operation that enables significant battery life extension, especially for applications with longer sleep intervals.
- Extended temperature support with the lowest standby current
- Integrated BALUN and integrated RF switch to support both transmit and receive operations on the same RF pin even for the P version; thereby, enabling reduced a bill-of-material (BOM) board layout
- Excellent radio sensitivity and robustness (selectivity and blocking) performance for Bluetooth Low Energy

The CC2755R and CC2755P devices are part of the SimpleLink<sup>™</sup> MCU platform, which consists of Wi-Fi<sup>®</sup>, Bluetooth Low Energy, Thread, Zigbee, Sub1GHz MCUs, and host MCUs that all share a common, easy-to-use development environment with a single core software development kit (SDK) and rich tool set. A one-time integration of the SimpleLink<sup>™</sup> platform enables you to add any combination of the portfolio's devices into your design, allowing 100 percent code reuse when your design requirements change. For more information, visit SimpleLink<sup>™</sup> MCU platform.

#### **Device Information**

PART NUMBER	PACKAGE <sup>(1)</sup>	PACKAGE SIZE <sup>(2)</sup>				
CC2755R10	QFN40	6.0mm × 6.0mm				
CC2755P10	QFN40	6.0mm × 6.0mm				

- (1) For more information, see the Mechanical, Packaging, and Orderable addendum.
- (2) The package size (length × width) is a nominal value and includes pins, where applicable.

## **4 Functional Block Diagram**




Figure 4-1. Functional Block Diagram



## **Table of Contents**

1 Features1	6.5 RHA Peripheral Signal Descriptions	
2 Applications	7 Device and Documentation Support	22
3 Description	7.1 Device Nomenclature	22
4 Functional Block Diagram	7.2 Tools and Software	22
5 Device Comparison	7.3 Documentation Support	24
6 Pin Configuration and Functions7	7.4 Support Resources	24
6.1 Pin Diagram—RHA package7	7.5 Trademarks	
6.2 Signal Descriptions – RHA Package	7.6 Electrostatic Discharge Caution	24
6.3 Connections for Unused Pins and Modules—	7.7 Glossary	
RHA Package10	8 Revision History	
6.4 RHA Peripheral Pin Mapping11	9 Mechanical, Packaging, and Orderable Inforr	



## **5 Device Comparison**


IP	CC2755P10	CC2755R10
CM33 (MCU)	1	1
CDE (Custom Datapath Extension) (Machine Learning Acceleration)	1	1
APU (Algorithm Processing Unit) (Bluetooth Channel Sounding Post- processing)	1	1
HSM	✓	1
VGM	1	1
2x UART, 2x SPI, 1x I2C, 1x I2S	1	1
+10dBm PA	✓	1
+20dBm PA	✓	
ADC12	✓	1
Flash (KB)	10241	10241
SRAM (KB)	162	162
GPIO	23	23
QFN PKG Size (mm x mm)	6 × 6	6 × 6

1. 128KB of the device flash memory is reserved for the HSM firmware.



## **6** Pin Configuration and Functions

## 6.1 Pin Diagram—RHA package



#### Figure 6-1. RHA (6mm × 6mm) Pinout, 0.5mm Pitch (Top View)

The following I/O pins marked in Figure 6-1 in **bold** have high-drive capabilities:

- Pin 5, DIO2
- Pin 6, DIO3
- Pin 11, DIO9\_SWDIO
- Pin 12, DIO10\_SWDCK
- Pin 19, DIO17\_A8
- Pin 20, DIO18\_A7

The following I/O pins marked in Figure 6-1 in *italics* have analog capabilities:

- Pin 19, DIO17\_A8
- Pin 20, DIO18\_A7
- Pin 21, DIO19\_A6
- Pin 22, DIO20\_A5
- Pin 23, DIO21\_A4
- Pin 24, DIO22\_A3
- Pin 32, DIO27\_A1
- Pin 33, DIO28\_A0

Copyright © 2024 Texas Instruments Incorporated



The following I/O pins marked in Figure 6-1 in orange color are supplied by VDDIO:

- Pin 3, DIO0 •
- Pin 4, DIO1
- Pin 5, DIO2
- Pin 6, DIO3
- Pin 7, DIO4
- Pin 8, DIO5
- Pin 10, DIO7 •
- Pin 11, DIO9\_SWDIO •
- Pin 12, DIO10\_SWDCK •
- Pin 13, DIO11
- Pin 14, DIO12 ٠
- Pin 15, DIO15 •
- ٠ Pin 16, DIO16

The following I/O pins marked in Figure 6-1 in *blue color* are supplied by VDDS:

- Pin 19, DIO17 A8 ٠
- Pin 20, DIO18\_A7 ٠
- Pin 21, DIO19 A6 ٠
- Pin 22, DIO20\_A5 ٠
- Pin 23, DIO21\_A4
- Pin 24, DIO22\_A3 •
- Pin 26, DIO23\_X32P ٠
- Pin 27, DIO24\_X32N •
- ٠ Pin 32, DIO27\_A1
- •
- Pin 33, DIO28\_A0

8 Submit Document Feedback



**ADVANCE INFORMATION** 

## 6.2 Signal Descriptions – RHA Package

PIN			•	
NAME	NO.	I/O	TYPE	DESCRIPTION
VDDR	1	_	Power	Internal supply, must be powered from the internal DC/DC converter or the internal LDO $^{(1)}$ $^{(2)}$ $^{(3)}$
VDDR	2	—	Power	Internal supply, must be powered from the internal DC/DC converter or the internal LDO $^{(1)}$ $^{(2)}$ $^{(3)}$
DIO0	3	I/O	Digital	GPIO
DIO1	4	I/O	Digital	GPIO
DIO2	5	I/O	Digital	GPIO, high-drive capability
DIO3	6	I/O	Digital	GPIO, high-drive capability
DIO4	7	I/O	Digital	GPIO
DIO5	8	I/O	Digital	GPIO
VDDIO	9	_	Power	1.71V to 3.8V split rail I/O supply <sup>(4)</sup>
DIO7	10	I/O	Digital	GPIO
DIO9_SWDIO	11	I/O	Digital	GPIO, SWD interface: mode select or SWDIO, high-drive capability
DIO10_SWDCK	12	I/O	Digital	GPIO, SWD interface: clock, high-drive capability
DIO11	13	I/O	Digital	GPIO
DIO12	14	I/O	Digital	GPIO
DIO15	15	I/O	Digital	GPIO
DIO16	16	I/O	Digital	GPIO
VDDIO	17		Power	1.71V to 3.8V split rail I/O supply <sup>(4)</sup>
VDDS	18	_	Power	1.71V to 3.8V supply <sup>(4)</sup>
DIO17_A8	19	I/O	Digital or Analog	GPIO, analog capability, high-drive capability
 DIO18 A7	20	I/O	Digital or Analog	GPIO, analog capability, high-drive capability
 DIO19_A6	21	I/O	Digital or Analog	GPIO, analog capability
 DIO20_A5	22	I/O	Digital or Analog	GPIO, analog capability
DIO21_A4	23	I/O	Digital or Analog	GPIO, analog capability
DIO22 A3	24	I/O	Digital or Analog	GPIO, analog capability
RSTN	25	I	Digital	Reset, active low. No internal pullup resistor
DIO23 X32P	26	I/O	Digital or Analog	GPIO, 32kHz crystal oscillator pin 1, Optional TCXO input
 DIO24_X32N	27	I/O	Digital or Analog	GPIO, 32kHz crystal oscillator pin 2
VDDD	28	_	Power	For decoupling of internal 1.32V regulated core-supply. Connect an external 1µF decoupling capacitor. <sup>(1)</sup>
VDDS	29	_	Power	1.71V to 3.8V supply. Connect an external 10 $\mu F$ decoupling capacitor. $^{(4)}$
DCDC	30	_	Power	Switching node of internal DC/DC converter <sup>(4)</sup>
VDDS	31	_	Power	1.71V to 3.8V supply <sup>(4)</sup>
DIO27_A1	32	I/O	Digital or Analog	GPIO, analog capability
DIO28_A0	33	I/O	Digital or Analog	GPIO, analog capability
VDDR	34	_	Power	Internal supply, must be powered from the internal DC/DC converter or the internal LDO. Connect an external 10 $\mu$ F decoupling capacitor. <sup>(1) (2) (3)</sup>
X48P	35	_	Analog	48MHz crystal oscillator pin 1
X48N	36	_	Analog	48MHz crystal oscillator pin 2
NC	37	_	_	No Connect
VDDS	38	_	Power	1.71V to 3.8V supply <sup>(4)</sup>

#### Table 6-1. Signal Descriptions—RHA Package

Copyright © 2024 Texas Instruments Incorporated



#### Table 6-1. Signal Descriptions—RHA Package (continued)

PIN NAME NO.		I/O	ТҮРЕ	DESCRIPTION	
		1/0	1175		
ANT	39	_	RF	2.4GHz TX, RX	
NC	40	—	—	No Connect <sup>(6)</sup>	
EGP	_	_	GND	Ground – exposed ground pad <sup>(5)</sup>	

(1) Do not supply external circuitry from this pin.

(2) VDDR pins 1, 2, and 34 must be tied together on the PCB.

(3) Output from internal DC/DC and LDO is trimmed to 1.5V.

(4) For more details, see the technical reference manual listed in Documentation Support.

(5) EPG is the only ground connection for the device. A good electrical connection to the device ground on a printed circuit board (PCB) is imperative for proper device operation.

(6) This pin is not connected to the die. In LP-EM-CC2745R10-Q1, LP-EM-CC2755P10 reference design, this pin is connected to the ground to give better shielding on the antenna path.

## 6.3 Connections for Unused Pins and Modules—RHA Package

#### PREFERRED FUNCTION ACCEPTABLE PRACTICE<sup>(1)</sup> SIGNAL NAME **PIN NUMBER** PRACTICE<sup>(1)</sup> 3–8 GPIO (digital) DIOn NC, GND, or VDDS NC 10 13-16 DIO9 SWDIO 11 NC, GND, or VDDS GND or VDDS SWD DIO10 SWDCK GND or VDDS 12 NC, GND, or VDDS 19-24 GPIO (digital or analog) DIOn\_Am NC, GND, or VDDS NC 32-33 DIO23\_X32P 26 32.768kHz crystal NC or GND NC DIO24\_X32N 27 DCDC 30 NC NC DC/DC converter<sup>(2)</sup> VDDS VDDS VDDS 18, 29, 31, 38 Split Rail I/O supply VDDIO VDDS VDDS 9, 17

#### Table 6-2. Connections for Unused Pins—RHA Package

(1) NC = No connect

(2) When the DC/DC converter is not used, the inductor between DCDC and VDDR can be removed. VDDR must still be connected and the 10 μF capacitor must be kept on the VDDR net.



# 6.4 RHA Peripheral Pin Mapping

PIN NO.		Table 6-3. RHA (QF			
QFN40	PIN NAME	SIGNAL NAME	SIGNAL TYPE <sup>(1)</sup>	PIN MUX ENCODING	SIGNAL DIRECTION
1	VDDR	VDDR	_	N/A	N/A
2	VDDR	VDDR	_	N/A	N/A
		GPIO0		0	I/O
		T0C0		1	I/O
		T1F		2	0
3	DIO0 -	T3C0N	- I/O	3	0
		LPCO	-	4	0
		T1C0	-	5	I/O
		GPIO1		0	I/O
		CAN0TX	-	1	0
		T1C0	-	2	I/O
4	DIO1	T2C0	I/O	3	I/O
		UART0TXD	-	4	0
		T1C1	-	5	I/O
		DTB15	-	7	0
		GPIO2		0	I/O
		CANORX	-	1	l
		T1C1	-	2	I/O
5	DIO2	T0PE	I/O	3	0
		UARTORXD	-	4	1
		T1C2	-	5	I/O
		DTB14		7	0
		GPIO3		0	I/O
		SPI0SCLK	I/O	1	I/O
	DIO3	I2S0SCLK		2	I/O
6		T2PE		3	0
		UART1TXD		4	0
		T2C0		5	I/O
		DTB13		7	0
		GPIO4		0	I/O
		SPI0PICO	-	1	I/O
		SPI0POCI	-	2	I/O
7	DIO4	T1C2	I/O	3	I/O
		UART1RXD	-	4	l
		T2C1	-	5	I/O
		DTB12	1	7	0
		GPIO5		0	I/O
		SPI0POCI	-	1	I/O
		SPI0PICO	1	2	I/O
8	DIO5	T2C1	I/O	3	I/O
		T3C1N	-	4	0
		T2C2	-	5	I/O
		DTB11	-	7	0

#### Table 6-3. RHA (QFN40) Peripheral Pin Mapping

Copyright © 2024 Texas Instruments Incorporated

CC2755R10,	CC2755P10
SWRS306 - OC	TOBER 2024



	Table 6-3. RHA (QFN40) Peripheral Pin Mapping (continued)						
PIN NO.		SIGNAL NAME	SIGNAL TYPE <sup>(1)</sup>	PIN MUX ENCODING	SIGNAL DIRECTION		
QFN40							
9	VDDIO	VDDIO		N/A	N/A		
		GPIO7		0	I/O		
		SPIOCSN		1	I/O		
10	DIO7	T2C2	I/O	2	I/O		
10		I2S0WS		3	I/O		
		T3C2N		4	0		
		DTB10		7	0		
		GPIO9		0	I/O		
		T0C1		1	I/O		
11	DIO9_SWDIO	T2C0N	I/O	2	0		
11		12S0SD0	1/0	3	I/O		
		TOPE		4	0		
		I2C0SCL		5	I/O		
		GPIO10		0	I/O		
		T0C2		1	I/O		
10	DIO10 SWDC	T2C1N		2	0		
12	DIO10_SWDC	I2S0SD1	— I/O	3	I/O		
		T2PE		4	0		
		I2C0SDA		5	I/O		
		GPIO11	0	I/O			
		SPI1POCI		1	I/O		
		SPI1PICO		2	I/O		
13	DIO11	SWO	I/O	3	0		
		T3C0		4	I/O		
		T1F		5	0		
		DTB9		7	0		
		GPIO12		0	I/O		
		SPI1PICO		1	I/O		
		SPI1POCI		2	I/O		
14	DIO12	T2C2N	I/O	3	0		
		T3C1		4	I/O		
		T3C2		5	I/O		
		DTB8	-	7	0		
		GPIO15		0	I/O		
		SPI1SCLK		1	I/O		
		T3C2		2	I/O		
15	DIO15	T1C0N	I/O	3	0		
		LPCO		4	0		
		T3C1		5	I/O		

#### .... .:. . . **D**: . , 41



PIN NO. PIN NAME SIGNAL NAME SIGNAL TYPE <sup>(1)</sup> PIN MUX ENCODING SIGNAL DIREC						
QFN40		SIGNAL NAME	SIGNAL TYPE()	PIN MUX ENCODING	SIGNAL DIRECTION	
		GPIO16		0	I/O	
		I2S0MCLK		1	0	
		SPI1CSN		2	I/O	
16	DIO16	EXTCI	I/O	3	1	
		T1F		4	I	
		T3C0		5	I/O	
		DTB7		7	0	
17	VDDIO	VDDIO	_	N/A	N/A	
18	VDDS	VDDS	_	N/A	N/A	
		GPIO17		0	I/O	
		I2S0SCLK		1	I/O	
		UARTORTS		2	0	
		CAN0TX		3	0	
19	DIO17_A8	T0C0	—I/O	4	I/O	
		LRFD0		5	0	
		ADC8		6		
		DTB6		7	0	
		GPIO18		0	I/O	
		I2S0WS		1	I/O	
		UART0CTS	-	2	1	
		CANORX	_	3		
20	DIO18_A7 -	T0C1	– I/O	4	I/O	
		LRFD1		5	0	
		ADC7		6	l	
		DTB5		7	0	
		GPIO19		0	I/O	
		SPIOCSN		1	I/O	
		UART0TXD		2	0	
		UART0RXD		3	I	
21	DIO19_A6 -	12S0SD0	— I/O	4	I/O	
		LRFD2		5	0	
		ADC6/LPC+		6	1	
		DTB4		7	0	
		GPIO20		0	I/O	
		SPI0SCLK		1	I/O	
		UART0RXD		2	1	
	-	UART0TXD		3	0	
22	DIO20_A6 -	I2S0SD1	I/O	4	I/O	
		LRFD3		5	0	
		ADC5/LPC+/LPC-		6	1	
		DTB3		7	0	

Copyright © 2024 Texas Instruments Incorporated

DTB0

7

0

Copyright © 2024 Texas Instruments Incorporated

PIN NO.	dBr	le 6-3. RHA (QFN40)		apping (continued)	
QFN40	PIN NAME	SIGNAL NAME	SIGNAL TYPE <sup>(1)</sup>	PIN MUX ENCODING	SIGNAL DIRECTION
		GPIO21		0	I/O
		SPI0PICO		1	I/O
		UART1TXD		2	0
		I2C0SCL	-	3	I/O
23	DIO21_A4	T1C1N	— I/O	4	0
		LRFD4	_	5	0
		ADC4/LPC+/LPC-		6	
		DTB2		7	0
		GPIO22		0	I/O
		SPI0POCI	_	1	I/O
		UART1RXD	_	2	I
		I2C0SDA		3	I/O
24	DIO22_A3	T1C2N	I/O	4	0
		LRFD5		5	0
		ADC3		6	I
		DTB1	_	7	0
25	RTSN	RSTN		N/A	N/A
		GPIO23		0	I/O
		SPI1CSN	_	1	I/O
		UART1RTS	_	2	0
26	DIO23_X32P	LFCI	I/O	3	1
	-	T0C2	_	4	I/O
		T1C0	_	5	I/O
		LFXT_P	_	6	I
		GPIO24		0	I/O
	-	SPI1SCLK		1	I/O
		UART1CTS	_	2	I
27	DIO24_X32N	TOCON	I/O	3	0
		LPCO		4	0
		T0C0	_	5	I/O
		LFXT_N	_	6	I
28	VDDD	VDDD		N/A	N/A
29	VDDS	VDDS		N/A	N/A
30	DCDC	DCDC		N/A	N/A
31	VDDS	VDDS		N/A	N/A
		GPIO27		0	I/O
		SPI1PICO		1	I/O
		I2C0SCL		2	I/O
00		CKMIN		3	I
32	DIO27_A1	T0C1N	— I/O	4	0
		LRFD6		5	0
		ADC1/AREF+		6	I

#### CC2755R10, CC2755P10 SWRS306 - OCTOBER 2024





PIN NO.	PIN NAME	SIGNAL NAME	SIGNAL TYPE <sup>(1)</sup>	PIN MUX ENCODING	SIGNAL DIRECTION
QFN40		SIGNAL NAME	SIGNAL ITPE	PIN MOX ENCODING	SIGNAL DIRECTION
		GPIO28		0	I/O
		SPI1POCI		1	I/O
		I2C0SDA		2	I/O
33	DIO28_A0	T3C0N	I/O	3	0
	-	T0C2N		4	0
		LRFD7		5	0
		ADC0/AREF-		6	I
34	VDDR	VDDR	—	N/A	N/A
35	X48P	X48P	—	N/A	N/A
36	X48N	X48N	—	N/A	N/A
37	NC	NC	—	N/A	N/A
38	VDDS	VDDS	—	N/A	N/A
39	ANT	ANT	—	N/A	N/A
40	NC	NC	—	N/A	N/A
_	EGP	GND	—	N/A	N/A

Table 6-3. RHA (QFN40) Peripheral Pin Mapping (continued)

(1) Signal Types: I = Input, O = Output, I/O = Input or Output.



## 6.5 RHA Peripheral Signal Descriptions

FUNCTION	SIGNAL NAME	Pin No.	PIN	SIGNAL	DESCRIPTION		
		QFN40	TYPE	DIRECTION			
	ADC0	33			ADC channel 0 input		
	ADC1	32			ADC channel 1 input		
	ADC3	24			ADC channel 3 input		
450	ADC4	23	1/0		ADC channel 4 input		
FUNCTION ADC ADC Reference CAN Clock Comparator	ADC5	22	I/O	I	ADC channel 5 input		
	ADC6	21			ADC channel 6 input		
	ADC7	20			ADC channel 7 input		
	ADC8	19			ADC channel 8 input		
	AREF+	32			ADC external voltage reference, positive terminal		
ADC Reference	AREF-	33	I/O	I	ADC external voltage reference, negative terminal		
	CANOTY	4	1/0	2			
CAN	CAN0TX	19	I/O	0			
	CANODY	5	- I/O	I			
	CAN0RX	20	1/0				
	X32P	26	I/O	I	32kHz crystal oscillator pin 1		
	X32N	27	I/O	I	32kHz crystal oscillator pin 2		
X32N X48P	35	35 — I 48MHz crystal oscillator pin		48MHz crystal oscillator pin 1, Optional TCXO input			
Clock	X48N	36	_	I	CAN0 tranmit data output CAN0 receive data input 32kHz crystal oscillator pin 1 32kHz crystal oscillator pin 2		
	CKMIN	32	I/O	I	HFOSC tracking loop reference clock input		
	LFCI	26	I/O	I			
		3					
	LPCO	15	I/O	0	Low power comparator output		
		27					
Commenter		21					
Comparator	LPC+	22			Low power comparator positive input terminal		
		23	I/O	I			
		22					
	LPC-	23			Lower power comparator negative input terminal		



		Pin	PIN	SIGNAL	Descrpitions (continued)	
FUNCTION	SIGNAL NAME	No. QFN40	TYPE	DIRECTION	DESCRIPTION	
	DTB0	32			Digital test bus output 0	
	DTB1	24			Digital test bus output 1	
	DTB2	23			Digital test bus output 2	
	DTB3	22			Digital test bus output 3	
	DTB4	21			Digital test bus output 4	
	DTB5	20			Digital test bus output 5	
	DTB6	19			Digital test bus output 6	
Disting Tast Due	DTB7	16		0	Digital test bus output 7	
Digital Test Bus	DTB8	14	I/O	0	Digital test bus output 8	
	DTB9	13			Digital test bus output 9	
	DTB10	10			Digital test bus output 10	
	DTB11	8			Digital test bus output 11	
	DTB12	7			Digital test bus output 12	
	DTB13	6			Digital test bus output 13	
	DTB14	5			Digital test bus output 14	
	DTB15	4			Digitial test bus output 15	
	GPIO0	3				
	GPIO1	4		I/O		
	GPIO2	5				
	GPIO3	6				
	GPIO4	7				
	GPIO5	8				
	GPIO7	10				
	GPIO9	11				
	GPIO10	12				
	GPIO11	13				
	GPIO12	14				
GPIO	GPIO15	15	I/O		General-purpose input or output	
	GPIO16	16				
	GPIO17	19				
	GPIO18	20				
	GPIO19	21				
	GPIO20	22				
	GPIO21	23				
	GPIO22	24				
	GPIO23	26				
	GPIO24	27				
l	GPIO27	32				
			1	1		

#### Table 6-4. RHA (QFN40) Peripheral Signal Descrpitions (continued)

GPIO28

33

CC2755R10, CC2755P10	)
SWRS306 – OCTOBER 2024	



Table 6-4. RHA (QFN40) Peripheral Signal Descrpitions (continued)									
FUNCTION	SIGNAL NAME	Pin No. QFN40	PIN TYPE	SIGNAL DIRECTION	DESCRIPTION				
		11							
	I2C0SCL	23	I/O	I/O	I <sup>2</sup> C clock				
120		32							
F-C		12			I/OI²C clockI/OI²C dataOI²C dataOI²S main clockI/OI²S serial clockI/OI²S serial clockI/OI²S serial data 0I/OI²S serial data 1II²S external clockLRF digital output 0LRF digital output 1LRF digital output 2LRF digital output 3LRF digital output 3LRF digital output 4LRF digital output 5LRF digital output 5LRF digital output 6LRF digital output 7-Internal supply				
	I2C0SDA	24	I/O	I/O	l <sup>2</sup> C data				
		33							
	I2S0MCLK	16	I/O	0	I <sup>2</sup> S main clock				
	I2S0SCLK	6 19	I/O	I/O	I <sup>2</sup> S serial clock				
	12S0WS	10 20	I/O	I/O	I <sup>2</sup> S word select				
l²S	12S0SD0	11	I/O	I/O I <sup>2</sup> S serial data 0	l <sup>2</sup> S serial data 0				
	I2S0SD1	12	I/O	I/O	l <sup>2</sup> S serial data 1				
		22							
	EXTCI	16	I/O	I					
	LRFD0	19							
	LRFD1	20							
	LRFD2	21							
	LRFD3	22	I/O	0					
Output	LRFD4	23							
	LRFD5	24							
<sup>2</sup> C <sup>2</sup> S <sup>2</sup> S <sup>2</sup> S <sup>2</sup> S <sup>2</sup> S <sup>2</sup> S <sup>2</sup> S <sup>2</sup> S	LRFD6	32							
	LRFD7	33			LRF digital output 7				
	VDDR	1	1     0       1/2     1/0       1/2       1/2       1       2       14       8	Internal supply					
I <sup>2</sup> C I <sup>2</sup> S LRF Digital Output Power Power Reset RF		34							
		18							
		29							
Power	VDDS	31	_	—	1.71V to 3.8V DIO supply				
		38							
	VDDD	28		_	For decoupling of internal 1.32-V regulated core-supply				
	VDDIO	9			1 71// to 3 8// cplit roll I/O cupply				
		17			1.71V to 3.8V split rail I/O supply				
	DCDC	30	_		Switching node of internal DC/DC converter				
Reset	RSTN	25	—	—	Global master device reset (active low)				
RF	ANT	39	—		50 ohm RF port				

#### Table 6-4. RHA (QFN40) Peripheral Signal Descrpitions (continued)




FUNCTION	SIGNAL NAME	Pin No. QFN40	PIN TYPE	SIGNAL DIRECTION	DESCRIPTION		
SPI	SPI0SCLK	6 22	I/O	I/O	SPI0 clock		
	SPI0POCI	7			SPI0 peripheral out controller in		
		8 24	I/O	I/O			
	SPIOCSN	10 21	I/O	I/O	SPI0 chip-select		
	SPI0PICO	7			SPI0 peripheral in controller out		
		8 23	I/O	I/O			
	SPI1SCLK	15 27	I/O	I/O	SPI1 clock		
	SPI1POCI	13 14 33	I/O	I/O	SPI1 peripheral out controller in		
	SPI1CSN	16		I/O	SPI1 chip select		
	SPI1PICO	13 14	I/O	I/O	SPI1 peripheral in controller out		
	014/510	32		10			
SWD	SWDIO SWDCK	11 12	I/O I/O	I/O	Serial wire data input/output Serial wire clock input		
	swo	13	1/O	0	Serial wire output		

#### Table 6-4. RHA (QFN40) Peripheral Signal Descrpitions (continued)

FUNCTION     SIGNAL NAME     No.     PIN     SIGNAL       QFN40     TYPE     DIRECTION     DESCRIPTION					DESCRIPTION	
		QFN40		DIRECTION		
		3				
	тосо	19			Capture input-0 / compare output-0 of Timer-0	
		27		I/O		
	TOC1	11	I/O		Capture input-1 / compare output-1 of Timer-0	
		20				
	T0C2	12			Capture input-2 / compare output-2 of Timer-0	
	1002	26				
		3				
	T1C0	4			Capture input-0 / compare output-0 of Timer-1	
		26				
	T1C1	4	I/O	I/O	Capture input-1 / compare output-1 of Timer-1	
Timers - Capture/ Compare		5				
	$ \begin{array}{c c c c c c c c c c c c c c c c c c c $					
Compare		7				
	T2C0	4		I/O	Capture input-0 / compare output-0 of Timer-2	
	T2C1		I/O		Capture input-1 / compare output-1 of Timer-2	
	T2C2				Capture input-2 / compare output-2 of Timer-2	
	T3C0		-	I/O	Capture input-0 / compare output-0 of Timer-3	
		-	I/O			
	T3C1				Capture input-1 / compare output-1 of Timer-3	
		-	-		Capture input-2 / compare output-2 of Timer-3	
	T3C2					
		-				
			I/O	0		
			I/O	0		
Timers -		-				
Complementary Capture/PWM						
			I/O	0		
	12C2N				Complementary compare/PWM output-2 from Timer-2	
	T3C0N				Complementary compare/PWM output-0 from Timer-3	
		-	I/O	0		
	T3C1N	8	-		Complementary compare/PWM output-1 from Timer-3	
	T3C2N	10			Complementary compare/PWM output-2 from Timer-3	
Timers - Fault		3	1/2		Foult input for Times 4	
input	T1F	13	I/O		Fault input for Timer-1	
		16				

#### CC2755R10, CC2755P10 SWRS306 - OCTOBER 2024



Pin

No.

PIN

**ADVANCE INFORMATION** 





FUNCTION	SIGNAL NAME	Pin No. QFN40	PIN TYPE	SIGNAL DIRECTION	DESCRIPTION	
	TODE	6		-		
Timers -	T2PE	12	I/O	0	Prescaler event ouput from Timer-2	
Prescaler Event	TOPE	5	I/O	0	Prescaler eveny ouput from Timer-0	
		11	1/0	0		
		4		Ο		
	UART0TXD	21	I/O		UART0 TX data	
		22				
	UARTORXD	5		1	UART0 RX data	
		21	I/O			
		22				
UART	UART0CTS	20	I/O	I	UART0 clear-to-send input (active low)	
	UART0RTS	19	I/O	0	UART0 request-to-send (active low)	
	UART1TXD	6	I/O	0	UART1 TX data	
		23	1/0			
	UART1RXD	7	I/O	1	UART1 RX data	
		24	1,0	•		
	UART1CTS	27	I/O	I	UART1 clear-to-send input (active low)	
	UART1RTS 2		I/O	0	UART1 request-to-send (active low)	

Copyright © 2024 Texas Instruments Incorporated



## 7 Device and Documentation Support

TI offers an extensive line of development tools. Tools and software to evaluate the performance of the device, generate code, and develop solutions are listed as follows.

### 7.1 Device Nomenclature

To designate the stages in the product development cycle, TI assigns prefixes to all part numbers and/or date-code. Each device has one of three prefixes/identifications: X, P, or null (no prefix) (for example, X is in preview; therefore, an X prefix/identification is assigned).

Device development evolutionary flow:

- **X** Experimental device that is not necessarily representative of the final device's electrical specifications and may not use production assembly flow.
- **P** Prototype device that is not necessarily the final silicon die and may not necessarily meet final electrical specifications.

null Production version of the silicon die that is fully qualified.

Production devices have been characterized fully, and the quality and reliability of the device have been demonstrated fully. TI's standard warranty applies.

Predictions show that prototype devices (X or P) have a greater failure rate than the standard production devices. Texas Instruments recommends that these devices not be used in any production system because their expected end-use failure rate still is undefined. Only qualified production devices are to be used.

TI device nomenclature also includes a suffix with the device family name. This suffix indicates the package type (for example, *RHA*).

For orderable part numbers of devices in the RHA (6mm × 6mm) package type, see the *Package Option Addendum* of this document, the Device Information in Section 3, the TI website (www.ti.com), or contact your TI sales representative.




Figure 7-1. Device Nomenclature

### 7.2 Tools and Software

The CC2755x10 devices are supported by a variety of software and hardware development tools.

#### **Development Kit**

CC2745R10-Q1 LaunchPad™ Development Kit

The CC2745R10-Q1 LaunchPad<sup>™</sup> Development Kit enables development of high-performance wireless applications that benefit from low-power operation. The kit features the CC2745R10-Q1 SimpleLink Wireless MCU, which allows you to quickly evaluate and prototype 2.4GHz Bluetooth Low Energy wireless applications for up to +10dBm transmit



output power. The kit works with the LaunchPad ecosystem, easily enabling additional functionality like sensors, display and more.

#### Software

SimpleLink<sup>™</sup> low power software development kit (SDK)

The SimpleLink low power software development kit (SDK) provides a complete package for the development of wireless applications on the CC27xx family of devices. The SDK includes a comprehensive software package for the CC2755R and CC2755P devices, including the following protocol stacks:

- Bluetooth Low Energy 6.x
- Zigbee

•

- Thread
- Matter
- Proprietary Systems

The SimpleLink low power SDK is part of TI's SimpleLink MCU platform, offering a single development environment that delivers flexible hardware, software and tool options for customers developing wired and wireless applications. For more information about the SimpleLink MCU Platform, visit https://www.ti.com/simplelink.

#### **Development Tools**

Code Composer Studio<sup>™</sup> Integrated Development Environment (IDE) Code Composer Studio is an integrated development environment (IDE) that supports TI's Microcontroller and Embedded Processors portfolio. Code Composer Studio comprises a suite of tools used to develop and debug embedded applications. It includes an optimizing C/C++ compiler, source code editor, project build environment, debugger, profiler, and many other features. The intuitive IDE provides a single user interface taking you through each step of the application development flow. Familiar tools and interfaces allow users to get started faster than ever before. Code Composer Studio combines the advantages of the Eclipse<sup>®</sup> software framework with advanced embedded debug capabilities from TI resulting in a compelling feature-rich development environment for embedded developers.

CCS has support for all SimpleLink Wireless MCUs and includes support for EnergyTrace<sup>™</sup> software (application energy usage profiling). A real-time object viewer plugin is available for Free-RTOS.

Code Composer Studio is provided free of charge when used in conjunction with the XDS debuggers included on a LaunchPad Development Kit.

IAR Embedded Workbench<sup>®</sup> for Arm<sup>®</sup> IAR Embedded Workbench<sup>®</sup> is a set of development tools for building and debugging embedded system applications using assembler, C and C++. It provides a completely integrated development environment that includes a project manager, editor, and build tools. IAR has support for all SimpleLink Wireless MCUs. It offers broad debugger support, including XDS110, IAR I-jet<sup>™</sup> and Segger J-Link<sup>™</sup>. IAR is also supported out-of-the-box on most software examples provided as part of the SimpleLink SDK.

A 30-day evaluation or a 32KB size-limited version is available through iar.com.

SmartRF<sup>™</sup> Studio is a Windows<sup>®</sup> application that can be used to evaluate and configure SimpleLink Wireless MCUs from Texas Instruments. The application will help designers of RF systems to easily evaluate the radio at an early stage in the design process. It is especially useful for generation of configuration register values and for practical testing and debugging of the RF system. SmartRF Studio can be used either as a standalone application or together with applicable evaluation boards or debug probes for the RF device. Features of the SmartRF Studio include:



- · Link tests send and receive packets between nodes
- · Antenna and radiation tests set the radio in continuous wave TX and RX states
- Export radio configuration code for use with the TI SimpleLink SDK RF driver
- Custom GPIO configuration for signaling and control of external switches

CCS UniFlash CCS UniFlash is a standalone tool used to program on-chip flash memory on TI MCUs. UniFlash has a GUI, command line, and scripting interface. CCS UniFlash is available free of charge.

#### 7.2.1 SimpleLink™ Microcontroller Platform

The SimpleLink microcontroller platform sets a new standard for developers with the broadest portfolio of wired and wireless Arm<sup>®</sup> MCUs (System-on-Chip) in a single software development environment. Delivering flexible hardware, software and tool options for your IoT applications. Invest once in the SimpleLink software development kit and use throughout your entire portfolio. Learn more on Simplelink.

#### 7.3 Documentation Support

To receive updated documentation like data sheets, technical reference manual, errata, application notes and similar, please contact local TI sales team.

#### 7.4 Support Resources

TI E2E<sup>™</sup> support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

#### 7.5 Trademarks

SimpleLink<sup>™</sup>, LaunchPad<sup>™</sup>, Code Composer Studio<sup>™</sup>, EnergyTrace<sup>™</sup>, and TI E2E<sup>™</sup> are trademarks of Texas Instruments.

I-jet<sup>™</sup> is a trademark of IAR Systems AB.

J-Link<sup>™</sup> is a trademark of SEGGER Microcontroller Systeme GmbH.

SmartRF<sup>™</sup> is a trademark of Ti.

Arm<sup>®</sup>, Cortex<sup>®</sup>, and TrustZone<sup>®</sup> are registered trademarks of Arm Limited.

Bluetooth® is a registered trademark of Bluetooth SIG, Inc.

CoreMark® is a registered trademark of Embedded Microprocessor Benchmark Consortium Corporation.

Zigbee<sup>®</sup> is a registered trademark of Zigbee.

is a registered trademark of Connectivity Standards Alliance.

Wi-Fi® is a registered trademark of Wi-Fi Alliance.

Eclipse<sup>®</sup> is a registered trademark of Eclipse Foundation.

IAR Embedded Workbench® is a registered trademark of IAR Systems AB.

Windows<sup>®</sup> is a registered trademark of Microsoft Corporation.

All trademarks are the property of their respective owners.

### 7.6 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

### 7.7 Glossary

**TI Glossary** 

ry This glossary lists and explains terms, acronyms, and definitions.



## **8 Revision History**

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

DATE	REVISION	NOTES
October 2024	*	Initial Release




## 9 Mechanical, Packaging, and Orderable Information

The following pages include mechanical packaging and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

26 Submit Document Feedback





NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.






## **EXAMPLE BOARD LAYOUT**

#### RHA0040T

#### VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

 This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).

5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.






## **EXAMPLE STENCIL DESIGN**

### RHA0040T

#### VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.





## PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
X2755R105E0WRHAR	ACTIVE	VQFN	RHA	40	4000	TBD	Call TI	Call TI	-40 to 125		Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

<sup>(6)</sup> Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# **RHA 40**


6 x 6, 0.5 mm pitch

# **GENERIC PACKAGE VIEW**

## VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.





## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated