- Function, Pinout, and Drive Compatible With FCT and F Logic
- Reduced V_{OH} (Typically = 3.3 V) Versions of Equivalent FCT Functions
- Edge-Rate Control Circuitry for Significantly Improved Noise Characteristics
- I_{off} Supports Partial-Power-Down Mode Operation
- Matched Rise and Fall Times
- Fully Compatible With TTL Input and Output Logic Levels
- Two 8-Bit Parity Generators/Checkers
- Open-Drain Active-Low Parity-Error Output
- Expandable for Larger Word Widths
- ESD Protection Exceeds JESD 22
 - 2000-V Human-Body Model (A114-A)
 - 200-V Machine Model (A115-A)
 - 1000-V Charged-Device Model (C101)
- CY54FCT480T
 - 32-mA Output Sink Current
 - 12-mA Output Source Current
- CY74FCT480T
 - 64-mA Output Sink Current
 - 32-mA Output Source Current


description

The 'FCT480T devices are high-speed, dual, 8-bit parity generators/checkers. Each parity generator/checker accepts eight data bits and one parity bit as inputs, and generates a sum and parity-error (ERROR) output. These devices can be used in odd-parity systems. ERROR is an open-drain output designed for easy expansion of

(TOP VIEW) 24 🛮 V_{CC} B₁ [23 🛮 A₂ 2 C₁ 🛮 3 [] B₂ 22 D_1 21 E₁ [20 | D₂ F_1 $\begin{bmatrix} E_2 \end{bmatrix}$ 19

CY74FCT480T . . . P, Q, OR SO PACKAGE

CY54FCT480T...L PACKAGE (TOP VIEW)



NC - No internal connection

the word width by a wired-OR connection of several 'FCT480T devices. Because no additional logic is needed, the parity-generation or parity-checking times remain the same as for an individual 'FCT480T device.

These devices are fully specified for partial-power-down applications using I_{off}. The I_{off} circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



ORDERING INFORMATION

TA	PACKAGET		SPEED (ns)	ORDERABLE PART NUMBER	TOP-SIDE MARKING	
	DIP – P	Tube	6.1	CY74FCT480BTPC	CY74FCT480BTPC	
	QSOP - Q	Tape and reel	6.1	CY74FCT480BTQCT	FCT480B	
-40°C to 85°C	SOIC - SO	Tube	6.1	CY74FCT480BTSOC	FCT480B	
-40 C to 65 C	3010 - 30	Tape and reel	6.1	CY74FCT480BTSOCT	FC1400B	
	DIP – P	Tube	7.5	CY74FCT480ATPC	CY74FCT480ATPC	
	QSOP - Q	Tape and reel	7.5	CY74FCT480ATQCT	FCT480A	
–55°C to 125°C	LCC – L	Tube	7	CY54FCT480BTLMB		


[†] Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.

FUNCTION TABLE

	INPUT		OUTPUTS				
A ₁ -H ₁	A ₂ -H ₂	CHK/GEN	PAR ₁	PAR ₂	ODD ₁	ODD ₂	ERROR
		Н	Н	Н	L	L	Н
	Number of	н	L	Н	Н	L	L
	A ₂ -H ₂ inputs,	Н	Н	L	L	Н	L
	high is even	Н	L	L	Н	Н	L
Number of		L	X	X	Н	Н	L
A ₁ -H ₁ inputs, high is even		Н	Н	Н	L	Н	L
	Number of inputs A ₂ –H ₂ , high is odd	Н	L	Н	Н	Н	L
		Н	Н	L	L	L	Н
		Н	L	L	Н	L	L
		L	X	X	Н	L	L
		Н	Н	Н	Н	L	L
	Number of	Н	L	Н	L	L	Н
	A ₂ –H ₂ inputs,	Н	Н	L	Н	Н	L
	high is even	Н	L	L	L	Н	L
Number of		L	X	X	L	Н	L
A ₁ -H ₁ inputs, high is odd		Н	Н	Н	Н	Н	L
	Number of	Н	L	Н	L	Н	L
	A ₂ -H ₂ inputs,	Н	Н	L	Н	L	L
	high is odd	Н	L	L	L	L	Н
		L	Χ	Χ	L	L	Н

H = High logic level, L = Low logic level, X = Don't care

logic diagram



Pin numbers shown are for the P, Q, and SO packages.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage range to ground potential	
DC output voltage range	
DC output current (maximum sink current/pin)	120 mA
Package thermal impedance, θ _{JA} (see Note 1): P package	67°C/W
(see Note 2): Q package	61°C/W
(see Note 2): SO package	46°C/W
Ambient temperature range with power applied, T _A	–65°C to 135°C
Storage temperature range, T _{stg}	–65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The package thermal impedance is calculated in accordance with JESD 51-3.

2. The package thermal impedance is calculated in accordance with JESD 51-7.



CY54FCT480T, CY74FCT480T DUAL 8-BIT PÁRITY GENERATORS/CHECKERS

SCCS025B - MAY 1993 - REVISED OCTOBER 2001

recommended operating conditions (see Note 3)

		CY	54FCT48	0T	CY74FCT480T			UNIT
		MIN	NOM	MAX	MIN	NOM	MAX	UNIT
VCC	Supply voltage	4.5	5	5.5	4.75	5	5.25	V
VIH	High-level input voltage	2			2			V
V _{IL}	Low-level input voltage			0.8			0.8	V
loh	High-level output current			-12			-32	mA
l _{OL}	Low-level output current			32			64	mA
T _A	Operating free-air temperature	-55		125	-40		85	°C

NOTE 3: All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

DAD 4445750	TEGT COURTIONS	CY	54FCT48	0Т	CY74FCT480T							
PARAMETER	TEST CONDITIONS	MIN	TYP†	MAX	MIN	TYP [†]	MAX	UNIT				
	V _{CC} = 4.5 V, I _{IN} = -18 mA		-0.7	-1.2								
VIK	$V_{CC} = 4.75 \text{ V}, \qquad I_{IN} = -18 \text{ mA}$					-0.7	-1.2	V				
	$V_{CC} = 4.5 \text{ V}, \qquad I_{OH} = -12 \text{ mA}$	2.4	3.3									
Voн	V _{CC} = 4.75 V				2.4	3.3		V				
	$I_{OH} = -32 \text{ mA}$				2							
\/a-	$V_{CC} = 4.5 \text{ V}, \qquad I_{OL} = 32 \text{ mA}$		0.3	0.55				V				
VOL	V _{CC} = 4.75 V, I _{OL} = 64 mA					0.3	0.55	V				
V_{hys}	All inputs		0.2			0.2		V				
1.	$V_{CC} = 5.5 \text{ V}, \qquad V_{IN} = V_{CC}$			5				μА				
ΙΙ	$V_{CC} = 5.25 \text{ V}, \qquad V_{IN} = V_{CC}$						5					
1	$V_{CC} = 5.5 \text{ V}, \qquad V_{IN} = 2.7 \text{ V}$			±1				μΑ				
lіН	$V_{CC} = 5.25 \text{ V}, \qquad V_{IN} = 2.7 \text{ V}$						±1					
1	$V_{CC} = 5.5 \text{ V}, \qquad V_{IN} = 0.5 \text{ V}$			±1				μА				
Iμ	$V_{CC} = 5.25 \text{ V}, \qquad V_{IN} = 0.5 \text{ V}$						±1	μΑ				
l _{off}	$V_{CC} = 0 \text{ V}, \qquad V_{OUT} = 4.5 \text{ V}$			±1			±1	μΑ				
los‡	$V_{CC} = 5.5 \text{ V}, \qquad V_{OUT} = 0 \text{ V}$	-60	-120	-225				mA				
iost	$V_{CC} = 5.25 \text{ V}, \qquad V_{OUT} = 0 \text{ V}$				-60	-120	-225	ША				
lozu	$V_{CC} = 5.5 \text{ V}, \qquad V_{OUT} = 2.7 \text{ V}$			10				Δ				
IOZH	$V_{CC} = 5.25 \text{ V}, \qquad V_{OUT} = 2.7 \text{ V}$						10	μΑ				
lozi	$V_{CC} = 5.5 \text{ V}, \qquad V_{OUT} = 0.5 \text{ V}$			-10				μА				
IOZL	$V_{CC} = 5.25 \text{ V}, \qquad V_{OUT} = 0.5 \text{ V}$						-10	μΑ				
loo	$V_{CC} = 5.5 \text{ V}, \qquad V_{IN} \le 0.2 \text{ V}, \qquad V_{IN} \ge V_{CC} - 0.2 \text{ V}$		0.1	0.2				mA				
Icc	$V_{CC} = 5.25 \text{ V}, \qquad V_{IN} \le 0.2 \text{ V}, \qquad V_{IN} \ge V_{CC} - 0.2 \text{ V}$					0.1	0.2					
Aloo	$V_{CC} = 5.5 \text{ V}, V_{IN} = 3.4 \text{ V}$, $f_1 = 0$, Outputs open		0.5	2				mΛ				
∆ICC	V _{CC} = 5.25 V, V _{IN} = 3.4 V\$, f ₁ = 0, Outputs open					0.5	2	mA				

[†] Typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$.



[‡] Not more than one output should be shorted at a time. Duration of short should not exceed one second. The use of high-speed test apparatus and/or sample-and-hold techniques are preferable to minimize internal chip heating and more accurately reflect operational values. Otherwise, prolonged shorting of a high output can raise the chip temperature well above normal and cause invalid readings in other parametric tests. In any sequence of parameter tests, IOS tests should be performed last.

Per TTL-driven input (VIN = 3.4 V); all other inputs at VCC or GND

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted) (continued)

DADAMETED		TEST CONDITION	ue.	CY	54FCT48	0T	CY	74FCT48	0T	UNIT
PARAMETER		TEST CONDITION	V 5	MIN	TYP [†]	MAX	MIN	TYP [†]	MAX	UNII
. ¶	$V_{CC} = 5.5 \text{ V, Outp}$ One bit switching a $V_{IN} \le 0.2 \text{ V or } V_{IN}$		0.06	0.12				mA/		
ICCD¶	$V_{CC} = 5.25 \text{ V}, \text{ Out}$ One bit switching a $V_{IN} \le 0.2 \text{ V}$ or V_{IN}					0.06	0.12	MHz		
		One bit switching at f ₁ = 2.5 MHz	$V_{IN} \le 0.2 \text{ V or}$ $V_{IN} \ge V_{CC} - 0.2 \text{ V}$		0.7	1.4				
	$V_{CC} = 5.5 \text{ V},$ $f_0 = 0 \text{ MHz},$	at 50% duty cycle	V _{IN} = 3.4 V or GND	1 2.4						
	Outputs open	16 bits switching at f ₁ = 2.5 MHz	$V_{IN} \le 0.2 \text{ V or}$ $V_{IN} \ge V_{CC} - 0.2 \text{ V}$		2.5	5				
IC#		at 50% duty cycle	V _{IN} = 3.4 V or GND	6.5 21						mA
10"		One bit switching at f ₁ = 2.5 MHz	$V_{IN} \le 0.2 \text{ V or}$ $V_{IN} \ge V_{CC} - 0.2 \text{ V}$					0.7	1.4	IIIA
	$V_{CC} = 5.25 \text{ V},$ $f_0 = 0 \text{ MHz},$	at 50% duty cycle	$V_{IN} \ge V_{CC} - 0.2 \text{ V}$					1	2.4	
	Outputs open	16 bits switching at f ₁ = 2.5 MHz	$V_{IN} \le 0.2 \text{ V or}$ $V_{IN} \ge V_{CC} - 0.2 \text{ V}$					2.5	5	
		at 50% duty cycle	V _{IN} = 3.4 V or GND					6.5	21	
Ci					5	10		5	10	pF
Co					9	12		9	12	pF

[†] Typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$.

Where:

I_C= Total supply current

ICC= Power-supply current with CMOS input levels

 ΔI_{CC} = Power-supply current for a TTL high input ($V_{IN} = 3.4 \text{ V}$)

DH= Duty cycle for TTL inputs high

 N_{T} = Number of TTL inputs at D_{H}

I_{CCD}= Dynamic current caused by an input transition pair (HLH or LHL)

 f_0 = Clock frequency for registered devices, otherwise zero

f₁= Input signal frequency

 N_1 = Number of inputs changing at f_1

All currents are in milliamperes and all frequencies are in megahertz.

|| Values for these conditions are examples of the I_{CC} formula.



This parameter is derived for use in total power-supply calculations.

 $^{^{\#}}$ IC=ICC + \triangle ICC \times DH \times NT + ICCD (f₀/2 + f₁ \times N₁)

CY54FCT480T, CY74FCT480T DUAL 8-BIT PARITY GENERATORS/CHECKERS


SCCS025B - MAY 1993 - REVISED OCTOBER 2001

switching characteristics over operating free-air temperature range (see Figure 1)

PARAMETER	FROM	то	CY74FCT480AT	CY54FCT480BT	CY74FCT480BT	UNIT	
PARAMETER	(INPUT)	(OUTPUT)	MIN MAX	MIN MAX	MIN MAX	Olti	
t _{PLH}	А	ODD	7.5	7	6.1		
t _{PHL}	A	(see Figure 1)	7	6.6	6.1	ns	
^t PLH	CHK/GEN	ODD	6.5	6.3	5.9	nc	
t _{PHL}		(see Figure 1)	7.5	7.4	5.9	ns	
t _{PLH} †	А	ERROR	7	7	6.1	ns	
t _{PHL}		(see Figure 2)	8.5	8.1	6.5	115	
t _{PLH}	CHK/GEN	ERROR	7.5	7.1	5.7	nc	
^t PHL	CHN/GEN	(see Figure 2)	7	6.9	5.5	ns	

 $^{^{\}dagger}$ tpLH is measured up to VoUT = VoL + 0.3 V.

PARAMETER MEASUREMENT INFORMATION




NOTES: A. C_I includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. The outputs are measured one at a time with one input transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms

PARAMETER MEASUREMENT INFORMATION FOR OPEN-DRAIN OUTPUTS



NOTES: A. C_L includes probe and jig capacitance.

- B. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, $Z_O = 50 \Omega$, $t_f \leq 3$ ns. $t_f \leq 3$ ns.
- C. The outputs are measured one at a time with one input transition per measurement.

Figure 2. Load Circuit and Voltage Waveforms

www.ti.com 11-Nov-2025

PACKAGING INFORMATION

Oı	Orderable part number	Status	Material type	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
(CY54FCT480BTLMB	Active	Production	LCCC (FK) 28	42 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	CY54FCT 480BTLMB

⁽¹⁾ Status: For more details on status, see our product life cycle.

- (3) RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.
- (4) Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.
- (5) MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.
- (6) Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you fully indemnify TI and its representatives against any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale, TI's General Quality Guidelines, or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products. Unless TI explicitly designates a product as custom or customer-specified, TI products are standard, catalog, general purpose devices.

TI objects to and rejects any additional or different terms you may propose.

Copyright © 2025, Texas Instruments Incorporated

Last updated 10/2025