

# DAC60516 16-Channel, 12-Bit, Voltage-Output DAC With Internal Reference

## 1 Features

- Performance:
  - INL:  $\pm 1$ LSB maximum at 12-bit resolution
  - TUE:  $\pm 0.15\%$  of FSR maximum
- Integrated 2.5V precision internal reference
  - Initial accuracy:  $\pm 2.5$ mV maximum
  - Drift: 15ppm/ $^{\circ}$ C typical
- High drive capability: 50mA with 0.5V from supply rails
- Flexible configuration options
  - User selectable gain: 2  $\times$ , 1  $\times$
  - Reset to zero scale
  - Clear output function
- Wide operating range:
  - Power supply: 2.7V to 5.5V
  - Temperature range:  $-40^{\circ}$ C to  $+125^{\circ}$ C
- SPI and I<sup>2</sup>C interfaces: 1.7V to 5.5V operation
  - SPI: 4-wire interface
  - I<sup>2</sup>C: Four target addresses
- Small package:
  - 4mm  $\times$  4mm, 28-pin WQFN

## 2 Applications

- [Optical modules](#)
- [Inter-DC interconnect](#)
- [Analog output module](#)

## 3 Description

The 12-bit DAC60516 is a low-power, 16-channel, buffered voltage-output digital-to-analog converter (DAC). The DAC60516 includes a 2.5V, 15ppm/ $^{\circ}$ C internal reference, eliminating the need for an external precision reference in most applications. A user selectable gain configuration can be used to provide full-scale output voltages of 2.5V or 5V. The DAC60516 operates from a single power supply.

Communication to the DAC60516 is performed through an SPI- and I<sup>2</sup>C-supported serial interface, operating at clock rates of up to 50MHz (during SPI writes to the device). The VIO pin enables serial interface operation from 1.7V to 5.5V. The DAC60516 flexible interface enables operation with a wide range of industry-standard microprocessors and microcontrollers.


The DAC60516 is characterized for operation over the temperature range of  $-40^{\circ}$ C to  $+125^{\circ}$ C and available in a small WQFN package.

### Package Information

PART NUMBER	PACKAGE (1)	PACKAGE SIZE (2)
DAC60516	RUY (WQFN, 28)	4mm $\times$ 4mm

(1) For more information, see [Section 11](#).

(2) The package size (length  $\times$  width) is a nominal value and includes pins, where applicable.



Functional Block Diagram

## Table of Contents

<b>1 Features</b> .....	1	6.3 Feature Description.....	19
<b>2 Applications</b> .....	1	6.4 Device Functional Modes.....	21
<b>3 Description</b> .....	1	6.5 Programming.....	22
<b>4 Pin Configuration and Functions</b> .....	2	<b>7 Register Map</b> .....	27
<b>5 Specifications</b> .....	4	7.1 DAC60516 Registers.....	30
5.1 Absolute Maximum Ratings.....	4	<b>8 Application and Implementation</b> .....	57
5.2 ESD Ratings.....	4	8.1 Application Information.....	57
5.3 Recommended Operating Conditions.....	4	8.2 Typical Application.....	58
5.4 Thermal Information.....	4	8.3 Initialization Setup.....	59
5.5 Electrical Characteristics.....	5	8.4 Power Supply Recommendations.....	60
5.6 Timing Requirements - I <sup>2</sup> C Standard Mode.....	7	8.5 Layout.....	60
5.7 Timing Requirements - I <sup>2</sup> C Fast Mode.....	7	<b>9 Device and Documentation Support</b> .....	61
5.8 Timing Requirements - I <sup>2</sup> C Fast Mode Plus.....	7	9.1 Receiving Notification of Documentation Updates.....	61
5.9 Timing Requirements - SPI.....	8	9.2 Support Resources.....	61
5.10 Switching Characteristics.....	8	9.3 Trademarks.....	61
5.11 Timing Diagrams.....	9	9.4 Electrostatic Discharge Caution.....	61
5.12 Typical Characteristics.....	10	9.5 Glossary.....	61
<b>6 Detailed Description</b> .....	18	<b>10 Revision History</b> .....	61
6.1 Overview.....	18	<b>11 Mechanical, Packaging, and Orderable Information</b> .....	61
6.2 Functional Block Diagram.....	18		

## 4 Pin Configuration and Functions




Figure 4-1. RUY Package, 28-Pin WQFN (Top View)

**Table 4-1. Pin Functions**

PIN		TYPE	DESCRIPTION
NO.	NAME		
1	OUT0	Output	DAC output channel 0
2	AVDD	Power	Analog power supply
3	SCL/ $\overline{\text{CS}}$	Input	I <sup>2</sup> C: Clock input. SPI: Active-low serial data enable. This input is the frame synchronization signal for the serial data. When the signal goes low, this pin enables the serial interface input shift register.
4	SDA/SCLK	Input/ Output	I <sup>2</sup> C: Bidirectional data line SPI: Clock input
5	A0/SDI	Input	I <sup>2</sup> C: Target address selector SPI: Data input. Data are clocked into the input shift register on each falling edge of the SCLK pin.
6	FLEXIO	Input/ Output	FLEXIO pin, including GPIO and $\overline{\text{CLEAR}}$ pin functionality
7	OUT8	Output	DAC output channel 8
8	OUT9	Output	DAC output channel 9
9	OUT10	Output	DAC output channel 10
10	OUT11	Output	DAC output channel 11
11	OUT12	Output	DAC output channel 12
12	OUT13	Output	DAC output channel 13
13	OUT14	Output	DAC output channel 14
14	OUT15	Output	DAC output channel 15
15	GND	Power	Ground reference point for all circuitry on the device
16	GND	Power	Ground reference point for all circuitry on the device
17	$\overline{\text{LDAC}}$	Input	Active-low DAC synchronization signal. A high-to-low transition on the $\overline{\text{LDAC}}$ pin simultaneously updates the outputs configured in synchronous mode
18	VIO	Power	IO supply voltage. This pin sets the I/O operating voltage for the device.
19	A1/SDO	Input/ Output	I <sup>2</sup> C: Target address selector. SPI: Data output. Data are clocked out of the input shift register on either rising or falling edges of the SCLK pin as specified by the FSDO bit.
20	RESET	Input	Active low reset input, logic low on this pin causes the device to initiate a reset event
21	REF	Input/ Output	DAC voltage reference input/output. This pin acts as input pin REF <sub>IN</sub> by default (with internal reference disabled). If internal reference is enabled, this pin acts as output pin REF <sub>OUT</sub> .
22	OUT7	Output	DAC output channel 7
23	OUT6	Output	DAC output channel 6
24	OUT5	Output	DAC output channel 5
25	OUT4	Output	DAC output channel 4
26	OUT3	Output	DAC output channel 3
27	OUT2	Output	DAC output channel 2
28	OUT1	Output	DAC output channel 1

## 5 Specifications

### 5.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) <sup>(1)</sup>

		MIN	MAX	UNIT
$V_{DD}$	Analog supply voltage, $V_{DD}$ to GND	-0.3	6	V
$V_{IO}$	Digital supply voltage, $V_{IO}$ to GND	-0.3	$V_{DD}$	V
	Analog output (OUT) pin voltage	-0.3	$V_{DD} + 0.3$	V
	Reference pin voltage	-0.3	$V_{DD} + 0.3$	V
	Serial interface pin voltage	-0.3	$V_{IO} + 0.3$	V
$T_J$	Operating junction temperature	-40	150	°C
$T_{stg}$	Storage temperature	-60	150	°C

- (1) Operation outside the *Absolute Maximum Ratings* may cause permanent device damage. *Absolute Maximum Ratings* do not imply functional operation of the device at these or any other conditions beyond those listed under *Recommended Operating Conditions*. If used outside the *Recommended Operating Conditions* but within the *Absolute Maximum Ratings*, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.

### 5.2 ESD Ratings

			VALUE	UNIT
$V_{(ESD)}$	Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins <sup>(1)</sup>	±2500	V
		Charged device model (CDM), per ANSI/ESDA/JEDEC JS-002, all pins <sup>(2)</sup>	±1500	

- (1) JEDEC document JEP155 states that 500V HBM allows safe manufacturing with a standard ESD control process.  
 (2) JEDEC document JEP157 states that 250V CDM allows safe manufacturing with a standard ESD control process.

### 5.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
$V_{DD}$	Analog supply voltage, $V_{DD}$ to GND	2.7		5.5	V
$V_{IO}$	IO supply voltage, $V_{IO}$ to GND	1.7		$V_{DD}$	V
	Serial interface input voltage to GND	0		$V_{IO}$	V
$T_J$	Operating junction temperature	-40		125	°C

### 5.4 Thermal Information

THERMAL METRIC <sup>(1)</sup>		DAC60516	UNIT
		RUY (WQFN)	
		28 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	39.7	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	24.8	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	15.9	°C/W
$\Psi_{JT}$	Junction-to-top characterization parameter	0.3	°C/W
$\Psi_{JB}$	Junction-to-board characterization parameter	15.9	°C/W
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	2.5	°C/W

- (1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics](#) application report.

## 5.5 Electrical Characteristics

at  $T_J = -40^\circ\text{C}$  to  $+125^\circ\text{C}$ ,  $AV_{DD} = 2.7\text{V}$  to  $5.5\text{V}$ ,  $V_{IO} = 1.7\text{V}$  to  $AV_{DD}$ ,  $V_{REFIN} = 2.4\text{V}$  to  $5.5\text{V}$ , DAC outputs unloaded, and digital inputs at  $V_{IO}$  or GND (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
<b>STATIC PERFORMANCE <sup>(1)</sup></b>						
	Resolution		12			Bits
INL	Relative accuracy			$\pm 0.3$	$\pm 1$	LSB
DNL	Differential nonlinearity			$\pm 0.3$	$\pm 1$	LSB
TUE	Total unadjusted error	DAC output range = 0V to 5V		$\pm 0.04$	$\pm 0.15$	%FSR
	Offset error	Gain = 1 or 2		$\pm 0.75$	$\pm 3$	mV
	Zero-scale error	DAC register loaded with all zeroes	0	0.5	3	mV
	Full-scale error	DAC register loaded at full-scale code		$\pm 0.04$	$\pm 0.15$	%FSR
	Gain error	Gain = 1 or 2		$\pm 0.04$	$\pm 0.15$	%FSR
	Offset error drift			$\pm 3$		$\mu\text{V}/^\circ\text{C}$
	Zero-scale error drift			$\pm 2$		$\mu\text{V}/^\circ\text{C}$
	Full-scale error drift			$\pm 3$		ppm FSR/ $^\circ\text{C}$
	Gain error drift			$\pm 2$		ppm FSR/ $^\circ\text{C}$
	Output voltage drift over time	$T_J = 25^\circ\text{C}$ , DAC code = midscale, 1900 hours		20		ppm FSR
<b>OUTPUT CHARACTERISTICS</b>						
	Output voltage <sup>(2)</sup>	Gain = 2	0	$2 \times V_{REF}$		V
		Gain = 1	0	$V_{REF}$		
	Output voltage headroom	To $AV_{DD}$ ( $-50\text{mA} \leq I_{OUT} \leq 50\text{mA}$ ), DAC code = full-scale	0.5			V
	Load current			50		mA
	Short-circuit current <sup>(3)</sup>	Full-scale output shorted to GND		75		mA
		Zero-scale output shorted to $V_{DD}$			75	
	Capacitive load <sup>(4)</sup>	$R_{LOAD} = \text{open}$	0		2	nF
	DC output impedance	DAC output at $AV_{DD}/2$		0.08		$\Omega$
		DAC output at $AV_{DD}$ or GND			10	
<b>DYNAMIC PERFORMANCE</b>						
	Output voltage settling time	$1/4$ to $3/4$ scale and $3/4$ to $1/4$ scale settling time to $\pm 1\text{LSB}$ , $AV_{DD} = 5.5\text{V}$ , $V_{REFIN} = 2.5\text{V}$ , gain = 2		6		$\mu\text{s}$
	Slew rate	$AV_{DD} = 5.5\text{V}$ , $V_{REFIN} = 2.5\text{V}$		1.7		V/ $\mu\text{s}$
	Power-on glitch magnitude	DAC code = zero scale		25		mV
	Output noise	At frequency = 0.1Hz to 10Hz, DAC code = midscale		12		$\mu\text{Vpp}$
	Output noise density	At frequency = 1kHz, DAC code = midscale, $AV_{DD} = 5.5\text{V}$ , $V_{REFIN} = 2.5\text{V}$		65		nV/Hz
	AC PSRR	DAC code = midscale, frequency = 60Hz, amplitude 200mVpp superimposed on $AV_{DD}$		80		dB
	DC PSRR	DAC code = midscale, $AV_{DD} = 5\text{V} \pm 0.5\text{V}$		0.02		mV/V
	Code change glitch impulse	1LSB change around major carrier		1		nV-s
	Channel-to-channel ac crosstalk	DAC code = zero scale, full-scale swing on adjacent channel		1		nV-s

## 5.5 Electrical Characteristics (continued)

at  $T_J = -40^{\circ}\text{C}$  to  $+125^{\circ}\text{C}$ ,  $AV_{DD} = 2.7\text{V}$  to  $5.5\text{V}$ ,  $V_{IO} = 1.7\text{V}$  to  $AV_{DD}$ ,  $V_{REFIN} = 2.4\text{V}$  to  $5.5\text{V}$ , DAC outputs unloaded, and digital inputs at  $V_{IO}$  or GND (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
	Channel-to-channel dc crosstalk	Measured channel at zero scale, adjacent channel at full scale		12		$\mu\text{V}$
		Measured channel at zero scale, all other channels at full scale		12		
	Digital feedthrough	DAC code = midscale, $f_{SCLK} = 1\text{MHz}$		0.1		nV-s
	Power-up time <sup>(5)</sup>	Time for DAC channels to power on and output 0V after $AV_{DD}$ ramps to 2.4V, $V_{REFIN} = 2.5\text{V}$ .		120		$\mu\text{s}$
<b>EXTERNAL REFERENCE INPUT</b>						
$V_{REFIN}$	Reference input voltage range	Gain = 1	1		$V_{DD}$	V
		Gain = 2	1		$AV_{DD}/2$	
	Reference input current	$V_{REFIN} = 2.5\text{V}$		85		$\mu\text{A}$
	Reference input impedance			25	30	k $\Omega$
	Reference input capacitance			5		pF
<b>INTERNAL REFERENCE</b>						
$V_{REFOUT}$	Reference output voltage range	$T_J = 25^{\circ}\text{C}$	2.4975		2.5025	V
	Reference output drift			15	20	ppm/ $^{\circ}\text{C}$
	Reference output impedance			0.2		$\Omega$
	Reference output noise	0.1Hz to 10Hz		10		$\mu\text{Vpp}$
	Reference output noise density	10kHz, reference load = 10nF		125		nV/Hz
	Reference load current		-4		10	mA
	Reference load regulation	Source and sink		175		$\mu\text{V}/\text{mA}$
	Reference line regulation			500		$\mu\text{V}/\text{V}$
<b>DIGITAL INPUTS AND OUTPUTS</b>						
$V_{IH}$	High-level input voltage, $V_{IH}$	$AV_{DD} = 2.7\text{V}$ to $5.5\text{V}$	$0.7 \times V_{IO}$			V
$V_{IL}$	Low-level input voltage, $V_{IL}$	$AV_{DD} = 2.7\text{V}$ to $5.5\text{V}$			$0.3 \times V_{IO}$	V
	Input current			$\pm 2$		$\mu\text{A}$
	Input pin capacitance			8		pF
$V_{OH}$	High-level output voltage, $V_{OH}$	$I_{OH} = 0.2\text{mA}$	$V_{IO} - 0.2$			V
$V_{OL}$	Low-level output voltage, $V_{OL}$	$I_{OL} = 0.2\text{mA}$			0.4	V
	Output pin capacitance			4		pF
<b>POWER REQUIREMENTS</b>						
$I_{AVDD}$	$AV_{DD}$ supply current	Active mode, internal reference enabled, DAC code = full-scale, SPI static		8.5	13	mA
		Active mode, internal reference disabled, DAC code = full-scale, SPI static		8	12.5	
	$AV_{DD}$ supply current	Power-down mode		10	20	$\mu\text{A}$
$I_{VIO}$	$V_{IO}$ supply current			0.1	1	$\mu\text{A}$

- End point fit between codes 16 to 4080
- When using an external reference  $V_{REF} = V_{REFIN}$ . Otherwise,  $V_{REF} = 2.5\text{V}$  (internal reference voltage)
- Temporary overload condition protection. Junction temperature can be exceeded during current limit. Operation at temperatures greater than the specified maximum junction temperature can impair device reliability.
- Specified by design and characterization, not production tested.
- For a further period of time equal to approximately 5ms, SPI or I2C communication to the device is blocked while the device loads internal calibration coefficients from memory. Any digital communication during this timeframe is ignored.

## 5.6 Timing Requirements - I<sup>2</sup>C Standard Mode

at  $T_J = -40^{\circ}\text{C}$  to  $+125^{\circ}\text{C}$ ,  $AV_{DD} = 2.7\text{V}$  to  $5.5\text{V}$ ,  $V_{IO} = 1.7\text{V}$  to  $AV_{DD}$ ,  $V_{REFIN} = 2.4\text{V}$  to  $5.5\text{V}$ , and digital inputs at  $V_{IO}$  or GND

		MIN	NOM	MAX	UNIT
f <sub>SCLK</sub>	SCL frequency			100	kHz
t <sub>BUF</sub>	Bus free time between stop and start conditions	4.7			μs
t <sub>HDSTA</sub>	Hold time after repeated start	4			μs
t <sub>SUSTA</sub>	Repeated start setup time	4.7			μs
t <sub>SUSTO</sub>	Stop condition setup time	4			μs
t <sub>HDDAT</sub>	Data hold time	0			ns
t <sub>SUDAT</sub>	Data setup time	250			ns
t <sub>LOW</sub>	SCL clock low period	4700			ns
t <sub>HIGH</sub>	SCL clock high period	4000			ns
t <sub>F</sub>	Clock and data fall time			300	ns
t <sub>R</sub>	Clock and data rise time			1000	ns
t <sub>VD_DAT</sub>	Data valid time			3.45	μs
t <sub>VD_ACK</sub>	Data valid acknowledge time			3.45	μs

## 5.7 Timing Requirements - I<sup>2</sup>C Fast Mode

at  $T_J = -40^{\circ}\text{C}$  to  $+125^{\circ}\text{C}$ ,  $AV_{DD} = 2.7\text{V}$  to  $5.5\text{V}$ ,  $V_{IO} = 1.7\text{V}$  to  $AV_{DD}$ ,  $V_{REFIN} = 2.4\text{V}$  to  $5.5\text{V}$ , and digital inputs at  $V_{IO}$  or GND

		MIN	NOM	MAX	UNIT
f <sub>SCLK</sub>	SCL frequency			400	kHz
t <sub>BUF</sub>	Bus free time between stop and start conditions	1.3			μs
t <sub>HDSTA</sub>	Hold time after repeated start	0.6			μs
t <sub>SUSTA</sub>	Repeated start setup time	0.6			μs
t <sub>SUSTO</sub>	Stop condition setup time	0.6			μs
t <sub>HDDAT</sub>	Data hold time	0			ns
t <sub>SUDAT</sub>	Data setup time	100			ns
t <sub>LOW</sub>	SCL clock low period	1300			ns
t <sub>HIGH</sub>	SCL clock high period	600			ns
t <sub>F</sub>	Clock and data fall time			300	ns
t <sub>R</sub>	Clock and data rise time			300	ns
t <sub>VD_DAT</sub>	Data valid time			0.9	μs
t <sub>VD_ACK</sub>	Data valid acknowledge time			0.9	μs

## 5.8 Timing Requirements - I<sup>2</sup>C Fast Mode Plus

at  $T_J = -40^{\circ}\text{C}$  to  $+125^{\circ}\text{C}$ ,  $AV_{DD} = 2.7\text{V}$  to  $5.5\text{V}$ ,  $V_{IO} = 1.7\text{V}$  to  $AV_{DD}$ ,  $V_{REFIN} = 2.4\text{V}$  to  $5.5\text{V}$ , and digital inputs at  $V_{IO}$  or GND

		MIN	NOM	MAX	UNIT
f <sub>SCLK</sub>	SCL frequency			1	MHz
t <sub>BUF</sub>	Bus free time between stop and start conditions	0.5			μs
t <sub>HDSTA</sub>	Hold time after repeated start	0.26			μs
t <sub>SUSTA</sub>	Repeated start setup time	0.26			μs
t <sub>SUSTO</sub>	Stop condition setup time	0.26			μs
t <sub>HDDAT</sub>	Data hold time	0			ns
t <sub>SUDAT</sub>	Data setup time	50			ns
t <sub>LOW</sub>	SCL clock low period	0.5			μs
t <sub>HIGH</sub>	SCL clock high period	0.26			μs
t <sub>F</sub>	Clock and data fall time			120	ns
t <sub>R</sub>	Clock and data rise time			120	ns
t <sub>VD_DAT</sub>	Data valid time			0.45	μs
t <sub>VD_ACK</sub>	Data valid acknowledge time			0.45	μs

## 5.9 Timing Requirements - SPI

at  $T_J = -40^\circ\text{C}$  to  $+125^\circ\text{C}$ ,  $AV_{DD} = 2.7\text{V}$  to  $5.5\text{V}$ ,  $V_{IO} = 1.7\text{V}$  to  $AV_{DD}$ ,  $V_{REFIN} = 2.4\text{V}$  to  $5.5\text{V}$ , and digital inputs at  $V_{IO}$  or GND

		MIN	NOM	MAX	UNIT
<b>SPI TIMING REQUIREMENTS, FSDO = 0</b>					
$f_{(\text{SCLK})}$	SCLK frequency			20	MHz
$t_{(\text{SCLKH})}$	SCLK high time	20			ns
$t_{(\text{SCLKL})}$	SCLK low time	23			ns
$t_{(\text{SDIS})}$	SDI setup time	5			ns
$t_{(\text{SDIH})}$	SDI hold time	8			ns
$t_{(\text{SDOTOZ})}$	SDO active output to tri-state output delay	0		17	ns
$t_{(\text{SDOEN})}$	SDO tri-state output to active output delay	0		21	ns
$t_{(\text{SDOTOD})}$	SDO output delay	2		23	ns
$t_{(\text{CSS})}$	$\overline{\text{CS}}$ setup time	15			ns
$t_{(\text{CSH})}$	$\overline{\text{CS}}$ hold time	15			ns
$t_{(\text{CSHIGH})}$	$\overline{\text{CS}}$ high time	15			ns
<b>SPI TIMING REQUIREMENTS, FSDO = 1</b>					
$f_{(\text{SCLK})}$	SCLK frequency <sup>(1)</sup>			30	MHz
$t_{(\text{SCLKH})}$	SCLK high time	14			ns
$t_{(\text{SCLKL})}$	SCLK low time	16			ns
$t_{(\text{SDIS})}$	SDI setup time	5			ns
$t_{(\text{SDIH})}$	SDI hold time	8			ns
$t_{(\text{SDOTOZ})}$	SDO active output to tri-state output delay	0		17	ns
$t_{(\text{SDOEN})}$	SDO tri-state output to active output delay	0		21	ns
$t_{(\text{SDOTOD})}$	SDO output delay	2.5		30	ns
$t_{(\text{CSS})}$	$\overline{\text{CS}}$ setup time	15			ns
$t_{(\text{CSH})}$	$\overline{\text{CS}}$ hold time	15			ns
$t_{(\text{CSHIGH})}$	$\overline{\text{CS}}$ high time	15			ns

(1) Write operations to the device can be performed at frequencies up to 50MHz.


## 5.10 Switching Characteristics

at  $T_J = -40^\circ\text{C}$  to  $+125^\circ\text{C}$ ,  $AV_{DD} = 2.7\text{V}$  to  $5.5\text{V}$ ,  $V_{IO} = 1.7\text{V}$  to  $AV_{DD}$ ,  $V_{REFIN} = 2.4\text{V}$  to  $5.5\text{V}$ , DAC outputs unloaded, and digital inputs at  $V_{IO}$  or GND (unless otherwise noted)


PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
<b>RESET CHARACTERISTICS</b>						
$t_{\text{AMCRDY}}$	Device ready wait time	Time for valid serial interface access, measured from reset event			10	ms
$t_{\text{RESET}}$	RESET pulse duration		20			ns
<b>DAC CHARACTERISTICS</b>						
$t_{\text{DACCLR}}$	DAC clear response time	Time for DAC to begin code change after CLEAR trigger		50		ns
$t_{\text{CLRWDTH}}$	$\overline{\text{CLEAR}}$ pulse duration		100			ns
$t_{\text{LDACWDTH}}$	$\overline{\text{LDAC}}$ pulse duration		100			ns



## 5.11 Timing Diagrams



**Figure 5-1. I<sup>2</sup>C Timing Diagram**



**Figure 5-2. SPI Timing Diagram**

## 5.12 Typical Characteristics

at  $T_J = 25^\circ\text{C}$ ,  $AV_{DD} = 5.5\text{V}$ ,  $V_{IO} = 5.5\text{V}$ , internal reference = 2.5V, gain = 2, DAC outputs unloaded (unless otherwise noted)




Figure 5-3. Integral Nonlinearity vs Digital Input Code




Figure 5-4. Differential Nonlinearity vs Digital Input Code




Figure 5-5. Total Unadjusted Error vs Digital Input Code




Figure 5-6. Integral Nonlinearity vs Temperature




Figure 5-7. Differential Nonlinearity vs Temperature




Figure 5-8. Total Unadjusted Error vs Temperature

### 5.12 Typical Characteristics (continued)

at  $T_J = 25^\circ\text{C}$ ,  $AV_{DD} = 5.5\text{V}$ ,  $V_{IO} = 5.5\text{V}$ , internal reference = 2.5V, gain = 2, DAC outputs unloaded (unless otherwise noted)




Figure 5-9. Offset Error vs Temperature




Figure 5-10. Zero-Scale Error vs Temperature




Figure 5-11. Gain Error vs Temperature




Figure 5-12. Full-Scale Error vs Temperature




Figure 5-13. Integral Nonlinearity vs Supply Voltage




Figure 5-14. Differential Nonlinearity vs Supply Voltage

### 5.12 Typical Characteristics (continued)

at  $T_J = 25^\circ\text{C}$ ,  $AV_{DD} = 5.5\text{V}$ ,  $V_{IO} = 5.5\text{V}$ , internal reference = 2.5V, gain = 2, DAC outputs unloaded (unless otherwise noted)




Figure 5-15. Total Unadjusted Error vs Supply Voltage




Figure 5-16. Offset Error vs Supply Voltage




Figure 5-17. Zero-Scale Error vs Supply Voltage




Figure 5-18. Gain Error vs Supply Voltage




Figure 5-19. Full-Scale Error vs Supply Voltage





Figure 5-20. Supply Current With Internal Reference vs Digital Input Code

### 5.12 Typical Characteristics (continued)

at  $T_J = 25^\circ\text{C}$ ,  $AV_{DD} = 5.5\text{V}$ ,  $V_{IO} = 5.5\text{V}$ , internal reference = 2.5V, gain = 2, DAC outputs unloaded (unless otherwise noted)



Gain = 2, external reference = 2.5V

Figure 5-21. Supply Current With External Reference vs Temperature






Figure 5-22. Supply Current With Internal Reference vs Temperature




Gain = 1

Figure 5-23. Power-Down Current vs Temperature




Gain = 1

Figure 5-24. Power-Down Current vs Supply Voltage



Gain = 1

Figure 5-25. Power-Down Current vs V<sub>IO</sub>




Gain = 1,  $AV_{DD} = 2.7\text{V}$ , measured DAC at full-scale

Figure 5-26. Headroom vs Load Current


## 5.12 Typical Characteristics (continued)

at  $T_J = 25^\circ\text{C}$ ,  $AV_{DD} = 5.5\text{V}$ ,  $V_{IO} = 5.5\text{V}$ , internal reference = 2.5V, gain = 2, DAC outputs unloaded (unless otherwise noted)




Gain = 2,  $AV_{DD} = 5\text{V}$ , measured DAC at full-scale

**Figure 5-27. Headroom vs Load Current**




Gain = 1

**Figure 5-28. Source and Sink Capability**




Gain = 2

**Figure 5-29. Source and Sink Capability**




Dashed lines represent settling interval

**Figure 5-30. Full-Scale Settling Time, Rising Edge**



Dashed lines represent settling interval

**Figure 5-31. Full-Scale Settling Time, Falling Edge**




1LSB step

**Figure 5-32. Glitch Impulse, Falling Edge**


## 5.12 Typical Characteristics (continued)

at  $T_J = 25^\circ\text{C}$ ,  $AV_{DD} = 5.5\text{V}$ ,  $V_{IO} = 5.5\text{V}$ , internal reference = 2.5V, gain = 2, DAC outputs unloaded (unless otherwise noted)




1LSB step


**Figure 5-33. Glitch Impulse, Rising Edge**




**Figure 5-34. Power-On, Reset to Zero Scale**




**Figure 5-35. Clear to Zero Scale**



**Figure 5-36.  $AV_{DD}$  Power Down Response**



**Figure 5-37.  $V_{IO}$  Power Down Response**




Measured DAC at midscale

**Figure 5-38. Channel-to-Channel DC Crosstalk**


### 5.12 Typical Characteristics (continued)

at  $T_J = 25^\circ\text{C}$ ,  $V_{DD} = 5.5\text{V}$ ,  $V_{IO} = 5.5\text{V}$ , internal reference = 2.5V, gain = 2, DAC outputs unloaded (unless otherwise noted)




DAC code at midscale, SCLK = 1MHz

**Figure 5-39. Clock Feedthrough**




DAC code at full scale,  $V_{DD} = 5\text{V} + 200\text{mV}_{PP}$

**Figure 5-40. DAC Output AC PSRR vs Frequency**




DAC code at midscale, gain = 2, external reference = 2.5V

**Figure 5-41. DAC Output Noise With External Reference 0.1Hz to 10Hz**




DAC code at midscale

**Figure 5-42. DAC Output Noise With Internal Reference 0.1Hz to 10Hz**



**Figure 5-43. Internal Reference Voltage vs Supply Voltage**



**Figure 5-44. Internal Reference Voltage vs Internal Reference Current**



## 5.12 Typical Characteristics (continued)

at  $T_J = 25^\circ\text{C}$ ,  $A_{V_{DD}} = 5.5\text{V}$ ,  $V_{IO} = 5.5\text{V}$ , internal reference = 2.5V, gain = 2, DAC outputs unloaded (unless otherwise noted)




Figure 5-45. Internal Reference Noise Density vs Frequency




Figure 5-46. Internal Reference Noise

## 6 Detailed Description


### 6.1 Overview

The DAC60516 is a low-power, sixteen-channel, buffered voltage-output digital-to-analog converter (DAC) with 12-bit resolution. The DAC60516 includes a 2.5V internal reference and provides user-selectable gain configuration through software, which can be used to set the full-scale output voltage range for groups of four DACs at a time (see also [Section 6.3.1.1](#)). The device operates from a single 2.7V to 5.5V supply. Communication to the DAC60516 is performed through a serial interface that supports SPI and I<sup>2</sup>C communication.

The DAC60516 incorporates a power-on-reset circuit that powers up and maintains the DAC outputs at zero scale until a valid code is written to the device.

A clear pin enables a simultaneous update of multiple DAC channels to specified clear values.


### 6.2 Functional Block Diagram



## 6.3 Feature Description

### 6.3.1 Digital-to-Analog Converter (DAC) Architecture

Each output channel in the DAC60516 consists of an R-2R ladder architecture followed by an output buffer amplifier. Figure 6-1 shows a block diagram of the DAC architecture.



**Figure 6-1. DAC60516 DAC Block Diagram**

After a reset event, all the DAC registers are set to code 0x0000, the DAC output amplifiers are powered down, and the DAC outputs are clamped to GND. Each DAC output can be independently enabled or disabled through software by writing to the appropriate bit of the PWDWN register. When disabled, the DAC output is clamped to ground via a pull-down resistor.

#### 6.3.1.1 DAC Register Structure

The DAC produces output voltages proportional to a 12-bit input data code. Input data are written to the DAC data register in straight binary format for all output ranges. By writing to the DAC\_GAIN register, the user can configure the maximum full-scale DAC output voltage as either  $1 \times V_{REF}$  or  $2 \times V_{REF}$  (maximum of 5V), where  $V_{REF}$  is the internal or external reference input voltage. Section 7.1.5 shows that the gain settings can be configured for QUAD0 (OUT0 through OUT3), QUAD1 (OUT4 through OUT7), QUAD2 (OUT8 through OUT11) and QUAD3 (OUT12 through OUT15); all DAC channels in a QUAD group share the same gain settings.

Data written to the DAC data registers are initially stored in the DAC buffer registers. The transfer of data from the DAC buffer registers to the DAC active registers can be configured to happen immediately (asynchronous mode) or initiated by a DAC trigger signal (synchronous mode). When the DAC active registers are updated, the DAC output channels change to the new values.

By setting the corresponding BCAST\_EN bits in the DAC\_BCAST\_EN register, each DAC can be configured to operate in broadcast mode. When a value is written to the BCAST\_DAC\_DATA register, this value is automatically stored in the buffer and active data registers of all DACs operating in broadcast mode.

Additionally, each DAC has a short circuit detection circuit. The DAC\_STATUS register indicates which DAC channels are presently in short-circuit condition. A global status bit (GDAC\_SC\_STS, in the STATUS register) is the logical OR of all the DAC\_STATUS bits, which can be used to determine if there is at least one channel in the short circuit condition.

### 6.3.1.1.1 DAC Synchronous Operation

The update mode for each DAC channel is determined by the DAC synchronous setting, configured for each DAC by writing to the SYNC\_EN register. In asynchronous mode, a write to the DAC buffer data register results in an immediate update of the DAC active registers on a  $\overline{CS}$  rising edge. In synchronous mode, writing to the DAC buffer data register does not automatically update the DAC active register. Instead, the update occurs only after a DAC trigger signal is generated. A DAC trigger signal can be generated by pulling the  $\overline{LDAC}$  pin low, which updates the active registers of all DAC output channels operating in synchronous mode simultaneously. The  $\overline{LDAC}$  pin does not affect the active registers of channels already configured as asynchronous in the SYNC\_EN register; however all other channels (configured as synchronous in the SYNC\_EN register) operate in asynchronous mode as long as the  $\overline{LDAC}$  pin is held at logic low. A DAC trigger can also be generated through software, by writing to the appropriate LDAC\_OUTn bit in the TRIGGER register. A software trigger updates the active registers of two DAC channels at a time; each bit in the TRIGGER register corresponds to a pair of output channels, and setting a bit to 1 updates both corresponding channels simultaneously.

### 6.3.1.1.2 DAC Buffer Amplifier

The DAC output buffer amplifiers are capable of rail-to-rail operation, featuring low noise and low drift voltage output. The amplifier outputs are available at the DAC output pins. The maximum DAC output voltage range is limited by the  $AV_{DD}$  supply.

The high output current of the device provides good slewing characteristics even with large capacitive loads. To estimate the positive and negative slew rates for large capacitive loads, divide the source and sink short-circuit current value by the capacitor.

### 6.3.1.1.3 DAC Transfer Function

The DAC transfer function is given by [Equation 1](#).

$$V_{DAC} = \left( \frac{DACIN}{2^{12}} \right) \times FSR \tag{1}$$

where

- DACIN = decimal equivalent of the binary code loaded to the DAC register. DACIN range = 0 to  $2^{12} - 1$ .
- FSR = DAC full-scale output for the selected output range. FSR is 2.5V for the 0V to 2.5V range, and 5V for the 0V to 5V range.

The DAC output spans the voltage ranges shown in [Table 6-1](#).

**Table 6-1. DAC Data Format**

DAC DATA REGISTER		DAC OUTPUT VOLTAGE (V)	
BINARY	HEX	0V TO 5V RANGE	0V TO 2.5V RANGE
0000 0000 0000	000	0	0
0000 0000 0001	001	0.00122	0.00061
1000 0000 0000	800	2.5	1.25
1111 1111 1110	FFE	4.99877	2.49938
1111 1111 1111	FFF	5	2.5

### 6.3.2 Internal Reference

The DAC60516 includes a 2.5V precision band-gap reference enabled by default. Operation from an external reference is supported by disabling the internal reference, by writing to the REF\_PWDWN bit in the GEN\_CONFIG register. The internal reference is externally available at the REF pin.

A minimum 150nF capacitor is recommended between the reference output and GND for noise filtering.

### 6.3.3 Power-On Reset (POR)

The DAC60516 provides a power-on reset (POR) function. After start-up, when the  $AV_{DD}$  and  $V_{IO}$  supplies have been established, a POR is issued so that the device initializes correctly (see also [Section 8.3](#)). The DAC60516 requires 5ms to 10ms to initialize the serial interface after a POR; therefore, wait at least 10ms after start-up to communicate with the device.

During operation, the following three conditions can trigger a reset:

1.  $AV_{DD}$  or  $V_{IO}$  decrease to less than the recommended minimum operating value (by at least 200mV)
2. A value of 0xA (hexadecimal) is written to the SOFT\_RST field in the TRIGGER register
3. The RESET pin of the device is pulled to logic 0, for at least 20ns. As long as the pin is held at logic 0, the device remains in a powered-down state until the pin is set to logic 1 (at which time, the device performs initialization of the serial interface again).

## 6.4 Device Functional Modes

### 6.4.1 Clear Mode

Each DAC can be set to enter a clear state using either hardware or software. When a DAC enters the clear state, the DAC is loaded with the data stored in the corresponding CLEAR\_CODE register (code 0 by default) and the output is set to the corresponding voltage level.

The DAC buffer and active registers do not change when the DACs enter the clear state, which enables the DAC to return to the operating point prior to the clear event. The DAC buffer and active registers can also be updated while the DAC is in clear state, thus allowing the DAC to output a new value upon return to normal operation. When the DAC exits the clear state, the DAC is immediately loaded with the data in the active register, and the DAC output channel is set back to the corresponding level to restore operation.

By writing to the appropriate bits in the CLEAR register, each DAC can be programmed to enter or exit the clear state. Each DAC can also be forced to enter a clear state through the FLEXIO pin, when configured as an active-low  $\overline{\text{CLEAR}}$  pin. This configuration is done by setting the FLEXIO\_FUNC bit in the GEN\_CONFIG register (by default, this bit is 0, and FLEXIO acts as a general purpose input-output pin). By default, each DAC output is automatically cleared when the  $\overline{\text{CLEAR}}$  pin is asserted to a logic-low level, unless the appropriate bit in the CLEAR\_PIN\_MASK register is set. After the DAC leaves the clear state, the DAC is reloaded with the contents of the active register and the DAC output channel updates accordingly.

The device also allows user to set a common clear code for each DAC, which can be done by writing to the BCAST\_CLR\_DATA register. The value stored in this register is written to the CLEAR\_CODE registers of all DACs operating in broadcast mode (determined by the appropriate bit setting in the BCAST\_EN register), which can be used to clear multiple DACs channels to the same code simultaneously.

If a DAC channel is in a power-down state for any reason, any clear commands are ignored on the DAC until the channel exits the power-down state.

## 6.5 Programming

The device communicates with the system controller through a serial interface, which supports either an I<sup>2</sup>C-compatible two-wire bus, or an SPI-compatible bus. The device includes a robust mechanism that detects between an SPI-compatible or I<sup>2</sup>C-compatible controller, and automatically configures the interface accordingly. The interface detection mechanism operates at start-up, thus preventing protocol change during normal operation.

The register map addresses range from 0x00 to 0x32, enabling access of bits within each respective register (see [Section 7](#) for additional details).

### 6.5.1 I<sup>2</sup>C Serial Interface

In I<sup>2</sup>C mode, the device operates only as a target device on the two-wire bus. Connections to either bus are made using the open-drain I/O lines, SDA and SCL. The SDA and SCL pins feature integrated spike suppression filters and Schmitt triggers to minimize the effects of input spikes and bus noise. The device supports the transmission protocol for fast mode as well as fast mode plus. All data bytes are transmitted MSB first.

#### 6.5.1.1 I<sup>2</sup>C Bus Overview

The device is I<sup>2</sup>C compatible. In I<sup>2</sup>C protocol, the device that initiates the transfer is called a *controller*, and a device controlled by the controller is called a *target*. The bus must be controlled by a controller device that generates the serial clock (SCL), controls the bus access, and generates the START and STOP conditions.

To address a specific device, a START condition is initiated. A START condition is indicated by pulling the data line (SDA) from a high-to-low logic level while SCL is high. All targets on the bus receive the target address byte, with the last bit indicating whether a read or write operation is intended. During the ninth clock pulse, the target being addressed responds to the controller by generating an acknowledge bit and pulling SDA low.

Data transfer is then initiated and sent over eight clock pulses followed by an acknowledge bit. During data transfer, SDA must remain stable while SCL is high because any change in SDA while SCL is high is interpreted as a control signal.

After all data have been transferred, the controller generates a STOP condition. A STOP condition is indicated by pulling SDA from low to high, while SCL is high.

### 6.5.1.2 I<sup>2</sup>C Bus Definitions

The device is I<sup>2</sup>C-compatible and the bus definitions are listed in [Table 6-2](#).

**Table 6-2. I<sup>2</sup>C Symbol Set**

CONDITION	SYMBOL	SOURCE	DESCRIPTION
START	S	Controller	Begins all bus transactions. A change in the state of the SDA line, from high to low, while the SCL line is high, defines a START condition. Each data transfer initiates with a START condition
STOP	P	Controller	Terminates all transactions and resets bus. A change in the state of the SDA line from low to high while the SCL line is high defines a STOP condition. Each data transfer terminates with a repeated START or STOP condition.
IDLE	I	Controller	Bus idle. Both SDA and SCL lines remain high.
ACK (Acknowledge)	A	Controller/Target	Handshaking bit (low). Each receiving device, when addressed, is obliged to generate an acknowledge bit. A device that acknowledges must pull down the SDA line during the acknowledge clock pulse in such a way that the SDA line is stable low during the high period of the acknowledge clock pulse. Take setup and hold times into account.
NACK (Not Acknowledge)	$\bar{A}$	Controller/Target	Handshaking bit (high). On a controller receive, data transfer termination can be signaled by the controller generating a not-acknowledge on the last byte that has been transmitted by the target.
READ	R	Controller	Active-high bit that follows immediately after the target address sequence. Indicates that the controller is initiating the target-to-controller data transfer. The number of data bytes transferred between a START and a STOP condition is not limited and is determined by the controller device. The receiver acknowledges data transfer.
WRITE	$\bar{W}$	Controller	Active-low bit that follows immediately after the target address sequence. Indicates that the controller is initiating the controller-to-target data transfer. The number of data bytes transferred between a START and a STOP condition is not limited and is determined by the controller device. The receiver acknowledges data transfer.
REPEATED START	Sr	Controller	Generated by controller, same function as the START condition (highlights the fact that STOP condition is not strictly necessary.)
BLOCK ACCESS	B	Controller	Active-high bit that indicates the controller is initiating a block access data transfer.

### 6.5.1.3 I<sup>2</sup>C Target Address Selection



The I<sup>2</sup>C bus target address is selected by installing shunts from the A0 and A1 pins to the V<sub>IO</sub> or GND rails. The state of the A0 and A1 pins is tested after every occurrence of START condition on the I<sup>2</sup>C bus. The device discerns between two possible options for each pin, shunt to V<sub>IO</sub> (logic 1) and shunt to GND (logic 0), for a total of four possible target addresses, as shown in Table 6-3.

**Table 6-3. I<sup>2</sup>C Target Address Space**

DEVICE PINS		I <sup>2</sup> C TARGET ADDRESS
A1	A0	[A6:A0]
0	0	101 0000
0	1	101 0001
1	0	101 0100
1	1	101 0101

### 6.5.1.4 I<sup>2</sup>C Read and Write Operations

When writing to the device, the value for the address register is the first byte transferred after the target address byte with the R/ $\bar{W}$  bit low. Every write operation to the device requires a value for the address register, as shown in Figure 6-2.





**Figure 6-2. I<sup>2</sup>C Write Access Protocol**

When reading from the device, the last value stored in the address register by a write operation is used to determine which register is read by a read operation. To change which register is read for a read operation, a new value must be written to the address register. This transaction is accomplished by issuing a target address byte with the R/ $\bar{W}$  bit low, followed by the address register byte; no additional data are required. The controller can then generate a START condition and send the target address byte with the R/ $\bar{W}$  bit high to initiate the read command.

If repeated reads from the same register are desired, there is no need to continually send the address register bytes because the device retains the address register value until the value is changed by the next write operation. The register bytes are big endian and left justified.


Terminate read operations by issuing a *not-acknowledge* command at the end of the last byte to be read. The controller must leave the SDA line high during the acknowledge time of the last byte that is read from the target, as shown in Figure 6-3.




**Figure 6-3. I<sup>2</sup>C Read Access Protocol**



Block access functionality is provided to minimize the transfer overhead of large data sets. Block access enables multibyte transfers and is configured by setting the block access bit high. Until the transaction is terminated by the STOP condition, the device reads and writes the subsequent memory locations, as shown in Figure 6-4 and Figure 6-5. If the controller reaches address 0x7F in a page, the device continues reading and writing from this address until the transaction is terminated.



**Figure 6-4. I<sup>2</sup>C Block Write Access**



**Figure 6-5. I<sup>2</sup>C Block Read Access**

### 6.5.1.5 I<sup>2</sup>C General-Call Reset

The device supports reset using the two-wire general call address 00h (0000 0000b). The device acknowledges the general-call address, and responds to the second byte. If the second byte is 06h (0000 0110b), the device executes a software reset. This software reset initiates a reset event. The device takes no action in response to other values in the second byte.

## 6.5.2 Serial Peripheral Interface (SPI)

In SPI mode, the device is controlled through a flexible four-wire serial interface that is compatible with SPI-type interfaces used on many microcontrollers and DSP controllers. The interface provides access to the device registers.

### 6.5.2.1 SPI Bus Overview

A serial interface access cycle is initiated by asserting the  $\overline{CS}$  pin low. The serial clock SCLK can be a continuous or gated clock. SDI data are clocked on SCLK falling edges. A regular serial interface access cycle is 24 bits long, thus the  $\overline{CS}$  pin must stay low for at least 24 SCLK falling edges. The access cycle ends when the  $\overline{CS}$  pin is deasserted high. If the access cycle contains less than the minimum clock edges, the communication is ignored. If the access cycle contains more than the minimum clock edges, only the last 24 bits are used by the device. When  $\overline{CS}$  is high, the SCLK and SDI signals are blocked and the SDO pin is in a Hi-Z state.

In a serial interface access cycle, the first byte input to SDI is the instruction cycle that identifies the request as a read or write command, and the 7-bit address to be accessed. The following bits in the cycle form the data cycle, as shown in [Table 6-4](#).

**Table 6-4. SPI Serial Interface Access Cycle**

BIT	FIELD	DESCRIPTION
23	RW	Identifies the communication as a read or write command to the addressed register. RW = 0 sets a write operation. RW = 1 sets a read operation.
22:16	A[6:0]	Register address. Specifies the register to be accessed during the read or write operation.
15:0	DI[15:0]	Data cycle bits. If a write command, the data cycle bits are the values to be written to the register with address A[6:0]. If a read command, the data cycle bits are don't care values.

Read operations require that the SDO pin is first enabled by setting the SDO\_EN bit. A read operation is initiated by issuing a read command access cycle. After the read command, a second access cycle must be issued to get the requested data, formatted as shown in [Table 6-5](#). Data are clocked out on the SDO pin on SCLK rising or falling edges, according to the FSDO bit setting.

**Table 6-5. SDO Output Access Cycle**

BIT	FIELD	DESCRIPTION
23	RW	Echo RW bit from previous access cycle.
22:16	STATUS[6:0]	Lower seven bits of the STATUS register.
15:0	DO[15:0]	Readback data requested on previous access cycle.

## 7 Register Map

**Table 7-1. Register Map**

ADDR (HEX)	REGISTER	TYPE	RESET (HEX)	BIT DESCRIPTION																
				15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
00	NOP	W	0000	NOP[15:0]																
01	DEVICE_ID	R	6516	CHIP_ID[15:0]																
02	VERSION_ID	R	0000	RESERVED												VERSION_ID[2:0]				
03	PWDWN	R/W	FFFF	OUT15_PWDWN	OUT14_PWDWN	OUT13_PWDWN	OUT12_PWDWN	OUT11_PWDWN	OUT10_PWDWN	OUT9_PWDWN	OUT8_PWDWN	OUT7_PWDWN	OUT6_PWDWN	OUT5_PWDWN	OUT4_PWDWN	OUT3_PWDWN	OUT2_PWDWN	OUT1_PWDWN	OUT0_PWDWN	
04	DAC_GAIN	R/W	0000	RESERVED												OUT_QUAD3_GAIN	OUT_QUAD2_GAIN	OUT_QUAD1_GAIN	OUT_QUAD0_GAIN	
05	TRIGGER	W	0000	LDAC_OUT15_OUT14	LDAC_OUT13_OUT12	LDAC_OUT11_OUT10	LDAC_OUT9_OUT8	LDAC_OUT7_OUT6	LDAC_OUT5_OUT4	LDAC_OUT3_OUT2	LDAC_OUT1_OUT0	RESERVED				SOFT_RST[3:0]				
06	BCAST_DAC_DATA	R/W	0000	DATA[11:0]												RESERVED				
07	STATUS	R	4008	RESERVED																GDAC_SC_STS
08	SDO_EN	R/W	0000	RESERVED														FSDO	SDO_EN	
09	GEN_CONFIG	R/W	0014	RESERVED										FLEXIO_OUT_POL	FLEXIO_OUT_ODE	RESERVED	REF_PWDWN	RESERVED	FLEXIO_FUNC	
0A	SYNC_EN	R/W	0000	OUT15_SYNC_EN	OUT14_SYNC_EN	OUT13_SYNC_EN	OUT12_SYNC_EN	OUT11_SYNC_EN	OUT10_SYNC_EN	OUT9_SYNC_EN	OUT8_SYNC_EN	OUT7_SYNC_EN	OUT6_SYNC_EN	OUT5_SYNC_EN	OUT4_SYNC_EN	OUT3_SYNC_EN	OUT2_SYNC_EN	OUT1_SYNC_EN	OUT0_SYNC_EN	
0B	BCAST_EN	R/W	FFFF	OUT15_BCAST_EN	OUT14_BCAST_EN	OUT13_BCAST_EN	OUT12_BCAST_EN	OUT11_BCAST_EN	OUT10_BCAST_EN	OUT9_BCAST_EN	OUT8_BCAST_EN	OUT7_BCAST_EN	OUT6_BCAST_EN	OUT5_BCAST_EN	OUT4_BCAST_EN	OUT3_BCAST_EN	OUT2_BCAST_EN	OUT1_BCAST_EN	OUT0_BCAST_EN	
0C	CLEAR	R/W	0000	OUT15_SW_CLR	OUT14_SW_CLR	OUT13_SW_CLR	OUT12_SW_CLR	OUT11_SW_CLR	OUT10_SW_CLR	OUT9_SW_CLR	OUT8_SW_CLR	OUT7_SW_CLR	OUT6_SW_CLR	OUT5_SW_CLR	OUT4_SW_CLR	OUT3_SW_CLR	OUT2_SW_CLR	OUT1_SW_CLR	OUT0_SW_CLR	
0D	CLEAR_PIN_MASK	R/W	0000	OUT15_HW_CLR_MASK	OUT14_HW_CLR_MASK	OUT13_HW_CLR_MASK	OUT12_HW_CLR_MASK	OUT11_HW_CLR_MASK	OUT10_HW_CLR_MASK	OUT9_HW_CLR_MASK	OUT8_HW_CLR_MASK	OUT7_HW_CLR_MASK	OUT6_HW_CLR_MASK	OUT5_HW_CLR_MASK	OUT4_HW_CLR_MASK	OUT3_HW_CLR_MASK	OUT2_HW_CLR_MASK	OUT1_HW_CLR_MASK	OUT0_HW_CLR_MASK	
0E	BCAST_CLR_DATA	R/W	0000	DATA[11:0]												RESERVED				
0F	RESET_FLAGS	W	000F	RESERVED												AVDD_COLLAPSE_FLAG	RSTPIN_FLAG	VIO_FLAG	PORBASE_FLAG	
10	OUT0_BUFFER_CODE	R/W	0000	DATA[11:0]												RESERVED				
11	OUT1_BUFFER_CODE	R/W	0000	DATA[11:0]												RESERVED				
12	OUT2_BUFFER_CODE	R/W	0000	DATA[11:0]												RESERVED				

Table 7-1. Register Map (continued)

ADDR (HEX)	REGISTER	TYPE	RESET (HEX)	BIT DESCRIPTION															
				15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
13	OUT3_BUFFER_CODE	R/W	0000	DATA[11:0]											RESERVED				
14	OUT4_BUFFER_CODE	R/W	0000	DATA[11:0]											RESERVED				
15	OUT5_BUFFER_CODE	R/W	0000	DATA[11:0]											RESERVED				
16	OUT6_BUFFER_CODE	R/W	0000	DATA[11:0]											RESERVED				
17	OUT7_BUFFER_CODE	R/W	0000	DATA[11:0]											RESERVED				
18	OUT8_BUFFER_CODE	R/W	0000	DATA[11:0]											RESERVED				
19	OUT9_BUFFER_CODE	R/W	0000	DATA[11:0]											RESERVED				
1A	OUT10_BUFFER_CODE	R/W	0000	DATA[11:0]											RESERVED				
1B	OUT11_BUFFER_CODE	R/W	0000	DATA[11:0]											RESERVED				
1C	OUT12_BUFFER_CODE	R/W	0000	DATA[11:0]											RESERVED				
1D	OUT13_BUFFER_CODE	R/W	0000	DATA[11:0]											RESERVED				
1E	OUT14_BUFFER_CODE	R/W	0000	DATA[11:0]											RESERVED				
1F	OUT15_BUFFER_CODE	R/W	0000	DATA[11:0]											RESERVED				
20	OUT0_CLEAR_CODE	R/W	0000	DATA[11:0]											RESERVED				
21	OUT1_CLEAR_CODE	R/W	0000	DATA[11:0]											RESERVED				
22	OUT2_CLEAR_CODE	R/W	0000	DATA[11:0]											RESERVED				
23	OUT3_CLEAR_CODE	R/W	0000	DATA[11:0]											RESERVED				

**Table 7-1. Register Map (continued)**

ADDR (HEX)	REGISTER	TYPE	RESET (HEX)	BIT DESCRIPTION															
				15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
24	OUT4_CLEAR_CODE	R/W	0000	DATA[11:0]											RESERVED				
25	OUT5_CLEAR_CODE	R/W	0000	DATA[11:0]											RESERVED				
26	OUT6_CLEAR_CODE	R/W	0000	DATA[11:0]											RESERVED				
27	OUT7_CLEAR_CODE	R/W	0000	DATA[11:0]											RESERVED				
28	OUT8_CLEAR_CODE	R/W	0000	DATA[11:0]											RESERVED				
29	OUT9_CLEAR_CODE	R/W	0000	DATA[11:0]											RESERVED				
2A	OUT10_CLEAR_CODE	R/W	0000	DATA[11:0]											RESERVED				
2B	OUT11_CLEAR_CODE	R/W	0000	DATA[11:0]											RESERVED				
2C	OUT12_CLEAR_CODE	R/W	0000	DATA[11:0]											RESERVED				
2D	OUT13_CLEAR_CODE	R/W	0000	DATA[11:0]											RESERVED				
2E	OUT14_CLEAR_CODE	R/W	0000	DATA[11:0]											RESERVED				
2F	OUT15_CLEAR_CODE	R/W	0000	DATA[11:0]											RESERVED				
31	GPIO_DATA	R/W	0001	RESERVED															GPIO
32	DAC_STATUS	R	0000	OUT15_SC_STS	OUT14_SC_STS	OUT13_SC_STS	OUT12_SC_STS	OUT11_SC_STS	OUT10_SC_STS	OUT9_SC_STS	OUT8_SC_STS	OUT7_SC_STS	OUT6_SC_STS	OUT5_SC_STS	OUT4_SC_STS	OUT3_SC_STS	OUT2_SC_STS	OUT1_SC_STS	OUT0_SC_STS

## 7.1 DAC60516 Registers

### 7.1.1 NOP Register (Offset = 0h) [Reset = 0000h]

Figure 7-1. NOP Register

15	14	13	12	11	10	9	8
NOP[15:0]							
W-0h							
7	6	5	4	3	2	1	0
NOP[15:0]							
W-0h							

Table 7-2. NOP Register Field Descriptions

Bit	Field	Type	Reset	Description
15:0	NOP[15:0]	W	0h	No Operation (NOP).

### 7.1.2 DEVICE\_ID Register (Offset = 1h) [Reset = 6516h]

Figure 7-2. DEVICE\_ID Register

15	14	13	12	11	10	9	8
CHIP_ID[15:0]							
R-65h							
7	6	5	4	3	2	1	0
CHIP_ID[15:0]							
R-16h							

Table 7-3. DEVICE\_ID Register Field Descriptions

Bit	Field	Type	Reset	Description
15:0	CHIP_ID[15:0]	R	6516h	Device Chip ID. Device Chip ID loaded from OTP.

### 7.1.3 VERSION\_ID Register (Offset = 2h) [Reset = 0000h]

Figure 7-3. VERSION\_ID Register

15	14	13	12	11	10	9	8
RESERVED							
R-0h							
7	6	5	4	3	2	1	0
RESERVED					VERSION_ID[2:0]		
R-0h					R-0h		

Table 7-4. VERSION\_ID Register Field Descriptions

Bit	Field	Type	Reset	Description
15:3	RESERVED	R	0h	
2:0	VERSION_ID[2:0]	R	0h	Device Version ID. Device Version ID loaded from OTP.

### 7.1.4 PWDWN Register (Offset = 3h) [Reset = FFFFh]

**Figure 7-4. PWDWN Register**

15		14		13		12		11		10		9		8	
OUT15_PWDWN	OUT14_PWDWN	OUT13_PWDWN	OUT12_PWDWN	OUT11_PWDWN	OUT10_PWDWN	OUT9_PWDWN	OUT8_PWDWN								
R/W-1h		R/W-1h		R/W-1h		R/W-1h		R/W-1h		R/W-1h		R/W-1h		R/W-1h	
7		6		5		4		3		2		1		0	
OUT7_PWDWN	OUT6_PWDWN	OUT5_PWDWN	OUT4_PWDWN	OUT3_PWDWN	OUT2_PWDWN	OUT1_PWDWN	OUT0_PWDWN								
R/W-1h		R/W-1h		R/W-1h		R/W-1h		R/W-1h		R/W-1h		R/W-1h		R/W-1h	

**Table 7-5. PWDWN Register Field Descriptions**

Bit	Field	Type	Reset	Description
15	OUT15_PWDWN	R/W	1h	OUT15 power down bit. 0h = This DAC is enabled 1h = This DAC is disabled in a low-power mode
14	OUT14_PWDWN	R/W	1h	OUT14 power down bit. 0h = This DAC is enabled 1h = This DAC is disabled in a low-power mode
13	OUT13_PWDWN	R/W	1h	OUT13 power down bit. 0h = This DAC is enabled 1h = This DAC is disabled in a low-power mode
12	OUT12_PWDWN	R/W	1h	OUT12 power down bit. 0h = This DAC is enabled 1h = This DAC is disabled in a low-power mode
11	OUT11_PWDWN	R/W	1h	OUT11 power down bit. 0h = This DAC is enabled 1h = This DAC is disabled in a low-power mode
10	OUT10_PWDWN	R/W	1h	OUT10 power down bit. 0h = This DAC is enabled 1h = This DAC is disabled in a low-power mode
9	OUT9_PWDWN	R/W	1h	OUT9 power down bit. 0h = This DAC is enabled 1h = This DAC is disabled in a low-power mode
8	OUT8_PWDWN	R/W	1h	OUT8 power down bit. 0h = This DAC is enabled 1h = This DAC is disabled in a low-power mode
7	OUT7_PWDWN	R/W	1h	OUT7 power down bit. 0h = This DAC is enabled 1h = This DAC is disabled in a low-power mode
6	OUT6_PWDWN	R/W	1h	OUT6 power down bit. 0h = This DAC is enabled 1h = This DAC is disabled in a low-power mode
5	OUT5_PWDWN	R/W	1h	OUT5 power down bit. 0h = This DAC is enabled 1h = This DAC is disabled in a low-power mode
4	OUT4_PWDWN	R/W	1h	OUT4 power down bit. 0h = This DAC is enabled 1h = This DAC is disabled in a low-power mode
3	OUT3_PWDWN	R/W	1h	OUT3 power down bit. 0h = This DAC is enabled 1h = This DAC is disabled in a low-power mode
2	OUT2_PWDWN	R/W	1h	OUT2 power down bit. 0h = This DAC is enabled 1h = This DAC is disabled in a low-power mode
1	OUT1_PWDWN	R/W	1h	OUT1 power down bit. 0h = This DAC is enabled 1h = This DAC is disabled in a low-power mode
0	OUT0_PWDWN	R/W	1h	OUT0 power down bit. 0h = This DAC is enabled 1h = This DAC is disabled in a low-power mode

## 7.1.5 DAC\_GAIN Register (Offset = 4h) [Reset = 0000h]

Figure 7-5. DAC\_GAIN Register

15	14	13	12	11	10	9	8
RESERVED							
R-0h							
7	6	5	4	3	2	1	0
RESERVED				OUT_QUAD3_GAIN	OUT_QUAD2_GAIN	OUT_QUAD1_GAIN	OUT_QUAD0_GAIN
R-0h				R/W-0h	R/W-0h	R/W-0h	R/W-0h

Table 7-6. DAC\_GAIN Register Field Descriptions

Bit	Field	Type	Reset	Description
15:4	RESERVED	R	0h	
3	OUT_QUAD3_GAIN	R/W	0h	QUAD-3 $V_{REF}$ Gain. $V_{REF}$ gain setting for OUT12, OUT13, OUT14, OUT15. 0h = This group of DACs is in $0V - 1 \times V_{REF}$ output range 1h = This group of DACs is in $0V - 2 \times V_{REF}$ output range
2	OUT_QUAD2_GAIN	R/W	0h	QUAD-2 $V_{REF}$ Gain. $V_{REF}$ gain setting for OUT8, OUT9, OUT10, OUT11. 0h = This group of DACs is in $0V - 1 \times V_{REF}$ output range 1h = This group of DACs is in $0V - 2 \times V_{REF}$ output range
1	OUT_QUAD1_GAIN	R/W	0h	QUAD-1 $V_{REF}$ Gain. $V_{REF}$ gain setting for OUT4, OUT5, OUT6, OUT7. 0h = This group of DACs is in $0V - 1 \times V_{REF}$ output range 1h = This group of DACs is in $0V - 2 \times V_{REF}$ output range
0	OUT_QUAD0_GAIN	R/W	0h	QUAD-0 $V_{REF}$ Gain. $V_{REF}$ gain setting for OUT0, OUT1, OUT2, OUT3. 0h = This group of DACs is in $0V - 1 \times V_{REF}$ output range 1h = This group of DACs is in $0V - 2 \times V_{REF}$ output range



### 7.1.6 TRIGGER Register (Offset = 5h) [Reset = 0000h]

**Figure 7-6. TRIGGER Register**

15		14		13		12		11		10		9		8	
LDAC_OUT15_OUT14		LDAC_OUT13_OUT12		LDAC_OUT11_OUT10		LDAC_OUT9_OUT8		LDAC_OUT7_OUT6		LDAC_OUT5_OUT4		LDAC_OUT3_OUT2		LDAC_OUT1_OUT0	
W-0h		W-0h		W-0h		W-0h		W-0h		W-0h		W-0h		W-0h	
7		6		5		4		3		2		1		0	
RESERVED								SOFT_RST[3:0]							
R-0h								W-0h							

**Table 7-7. TRIGGER Register Field Descriptions**

Bit	Field	Type	Reset	Description
15	LDAC_OUT15_OUT14	W	0h	Software DAC trigger. Transfers DAC data from OUT15 and OUT14 buffer registers to active registers, if corresponding channels are configured in synchronous mode. This bit self-clears when action is completed. 0h = No action 1h = Transfer DAC data. This bit clears when action is completed.
14	LDAC_OUT13_OUT12	W	0h	Software DAC trigger. Transfers DAC data from OUT13 and OUT12 buffer registers to active registers, if corresponding channels are configured in synchronous mode. This bit self-clears when action is completed. 0h = No action 1h = Transfer DAC data. This bit clears when action is completed.
13	LDAC_OUT11_OUT10	W	0h	Software DAC trigger. Transfers DAC data from OUT11 and OUT10 buffer registers to active registers, if corresponding channels are configured in synchronous mode. This bit self-clears when action is completed. 0h = No action 1h = Transfer DAC data. This bit clears when action is completed.
12	LDAC_OUT9_OUT8	W	0h	Software DAC trigger. Transfers DAC data from OUT9 and OUT8 buffer registers to active registers, if corresponding channels are configured in synchronous mode. This bit self-clears when action is completed. 0h = No action 1h = Transfer DAC data. This bit clears when action is completed.
11	LDAC_OUT7_OUT6	W	0h	Software DAC trigger. Transfers DAC data from OUT7 and OUT6 buffer registers to active registers, if corresponding channels are configured in synchronous mode. This bit self-clears when action is completed. 0h = No action 1h = Transfer DAC data. This bit clears when action is completed.
10	LDAC_OUT5_OUT4	W	0h	Software DAC trigger. Transfers DAC data from OUT5 and OUT4 buffer registers to active registers, if corresponding channels are configured in synchronous mode. This bit self-clears when action is completed. 0h = No action 1h = Transfer DAC data. This bit clears when action is completed.
9	LDAC_OUT3_OUT2	W	0h	Software DAC trigger. Transfers DAC data from OUT3 and OUT2 buffer registers to active registers, if corresponding channels are configured in synchronous mode. This bit self-clears when action is completed. 0h = No action 1h = Transfer DAC data. This bit clears when action is completed.
8	LDAC_OUT1_OUT0	W	0h	Software DAC trigger. Transfers DAC data from OUT1 and OUT0 buffer registers to active registers, if corresponding channels are configured in synchronous mode. This bit self-clears when action is completed. 0h = No action 1h = Transfer DAC data. This bit clears when action is completed.
7:4	RESERVED	R	0h	
3:0	SOFT_RST[3:0]	W	0h	Software device reset. Ah = Software Reset. Executes a full power-on-reset. Resets the device and all registers to the default power-on-reset state. Auto clears with execution.

**7.1.7 BCAST\_DAC\_DATA Register (Offset = 6h) [Reset = 0000h]**

**Figure 7-7. BCAST\_DAC\_DATA Register**

15	14	13	12	11	10	9	8
DATA[11:4]							
R/W-0h							
7	6	5	4	3	2	1	0
DATA[3:0]				RESERVED			
R/W-0h				R-0h			

**Table 7-8. BCAST\_DAC\_DATA Register Field Descriptions**

Bit	Field	Type	Reset	Description
15:4	DATA[11:0]	R/W	0h	A write to this register sets all DAC buffer and active register values to the specified code, on output channels for which the broadcast enable bit is set.
3:0	RESERVED	R	0h	

**7.1.8 STATUS Register (Offset = 7h) [Reset = 4008h]**

**Figure 7-8. STATUS Register**

15	14	13	12	11	10	9	8
RESERVED							
R-40h							
7	6	5	4	3	2	1	0
RESERVED							GDAC_SC_STS
R-04h							R-0h

**Table 7-9. STATUS Register Field Descriptions**

Bit	Field	Type	Reset	Description
15:1	RESERVED	R	2004h	
0	GDAC_SC_STS	R	0h	Global DAC short circuit status. Global DAC short circuit status bit. This bit is the OR function of all DACn_SC_STS bits. DACn_SC_STS bits are located in DAC_STATUS register having one bit per DAC. 0h = No DAC output channels are in a short-circuit condition 1h = At least one DAC output channel is in a short-circuit condition

**7.1.9 SDO\_EN Register (Offset = 8h) [Reset = 0000h]**

**Figure 7-9. SDO\_EN Register**

15	14	13	12	11	10	9	8
RESERVED							
R-0h							
7	6	5	4	3	2	1	0
RESERVED						FSDO	SDO_EN
R-0h						R/W-0h	R/W-0h

**Table 7-10. SDO\_EN Register Field Descriptions**

Bit	Field	Type	Reset	Description
15:2	RESERVED	R	0h	
1	FSDO	R/W	0h	Fast SDO. Allows faster SPI bus speeds by sending the SDO data out one SCLK half-cycle earlier. SDI latching edge is always SCLK falling edge regardless of this setting. FSDO is ignored when SDO_EN is disabled. 0h = SDO drives MSB when chip select goes low and then updates on each SCLK rising edge (opposite edge of SDI latching edge). 1h = SDO drives MSB when chip select goes low and then updates on each SCLK falling edge (same edge as SDI latching edge)
0	SDO_EN	R/W	0h	SDO enable. Enable the SDO pin driver. When enabled, SDO is enabled for read and writes whenever SPI chip-select pin is low. SDO is always disabled in I <sup>2</sup> C mode regardless of this bit setting. 0h = SDO disabled 1h = SDO enabled during read and write operations

### 7.1.10 GEN\_CONFIG Register (Offset = 9h) [Reset = 0014h]

Figure 7-10. GEN\_CONFIG Register

15	14	13	12	11	10	9	8
RESERVED							
R-0h							
7	6	5	4	3	2	1	0
RESERVED	FLEXIO_OUT_POL	FLEXIO_OUT_ODE	RESERVED	REF_PWDWN	RESERVED	FLEXIO_FUNC	
R-0h	R/W-0h	R/W-1h	R-0h	R/W-1h	R-0h	R/W-0h	

Table 7-11. GEN\_CONFIG Register Field Descriptions

Bit	Field	Type	Reset	Description
15:6	RESERVED	R	0h	
5	FLEXIO_OUT_POL	R/W	0h	FLEXIO pin polarity. Set the FLEXIO pin output active state (when pin is configured as GPIO). 0h = FLEXIO digital pin outputs 0V if GPIO_DATA is set to 0x00h, and V <sub>IO</sub> (or high-impedance, when configured as open-drain) if GPIO_DATA is set to 0x01h 1h = FLEXIO digital pin outputs V <sub>IO</sub> (or high-impedance, when configured as open-drain) if GPIO_DATA is set to 0x00h, and 0V if GPIO_DATA is set to 0x01h
4	FLEXIO_OUT_ODE	R/W	1h	FLEXIO open drain enable. Set the FLEXIO pin drive mode (when pin is configured as GPIO). Do not raise pin above the absolute maximum ratings with respect to VIO voltage. Bit is ignored if pin is not configured as a digital output. 0h = FLEXIO pin output is push-pull 1h = FLEXIO pin output is open-drain
3	RESERVED	R	0h	
2	REF_PWDWN	R/W	1h	Disable internal reference. Set to enable or disable the internal voltage reference. 0h = Internal reference enabled 1h = Internal reference disabled
1	RESERVED	R	0h	
0	FLEXIO_FUNC	R/W	0h	FLEXIO pin function. Sets the function of FLEXIO pin. 0h = GPIO. In this mode, the pin operates as a GPIO and the GPIO_DATA register is used to support GPIO functionality. 1h = $\overline{\text{CLEAR}}$ pin. In this mode, the pin operates as an active-low DAC Clear input pin.

**7.1.11 SYNC\_EN Register (Offset = Ah) [Reset = 0000h]**

**Figure 7-11. SYNC\_EN Register**

15	14	13	12	11	10	9	8
OUT15_SYNC_EN	OUT14_SYNC_EN	OUT13_SYNC_EN	OUT12_SYNC_EN	OUT11_SYNC_EN	OUT10_SYNC_EN	OUT9_SYNC_EN	OUT8_SYNC_EN
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
7	6	5	4	3	2	1	0
OUT7_SYNC_EN	OUT6_SYNC_EN	OUT5_SYNC_EN	OUT4_SYNC_EN	OUT3_SYNC_EN	OUT2_SYNC_EN	OUT1_SYNC_EN	OUT0_SYNC_EN
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 7-12. SYNC\_EN Register Field Descriptions**

Bit	Field	Type	Reset	Description
15	OUT15_SYNC_EN	R/W	0h	Synchronous mode enable. Enable or disable synchronous mode. 0h = Set this DAC into asynchronous mode (DAC active register updates when DAC buffer is updated) 1h = Set this DAC into synchronous mode (DAC active register updates with DAC trigger)
14	OUT14_SYNC_EN	R/W	0h	Synchronous mode enable. Enable or disable synchronous mode. 0h = Set this DAC into asynchronous mode (DAC active register updates when DAC buffer is updated) 1h = Set this DAC into synchronous mode (DAC active register updates with DAC trigger)
13	OUT13_SYNC_EN	R/W	0h	Synchronous mode enable. Enable or disable synchronous mode. 0h = Set this DAC into asynchronous mode (DAC active register updates when DAC buffer is updated) 1h = Set this DAC into synchronous mode (DAC active register updates with DAC trigger)
12	OUT12_SYNC_EN	R/W	0h	Synchronous mode enable. Enable or disable synchronous mode. 0h = Set this DAC into asynchronous mode (DAC active register updates when DAC buffer is updated) 1h = Set this DAC into synchronous mode (DAC active register updates with DAC trigger)
11	OUT11_SYNC_EN	R/W	0h	Synchronous mode enable. Enable or disable synchronous mode. 0h = Set this DAC into asynchronous mode (DAC active register updates when DAC buffer is updated) 1h = Set this DAC into synchronous mode (DAC active register updates with DAC trigger)
10	OUT10_SYNC_EN	R/W	0h	Synchronous mode enable. Enable or disable synchronous mode. 0h = Set this DAC into asynchronous mode (DAC active register updates when DAC buffer is updated) 1h = Set this DAC into synchronous mode (DAC active register updates with DAC trigger)
9	OUT9_SYNC_EN	R/W	0h	Synchronous mode enable. Enable or disable synchronous mode. 0h = Set this DAC into asynchronous mode (DAC active register updates when DAC buffer is updated) 1h = Set this DAC into synchronous mode (DAC active register updates with DAC trigger)

**Table 7-12. SYNC\_EN Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
8	OUT8_SYNC_EN	R/W	0h	Synchronous mode enable. Enable or disable synchronous mode. 0h = Set this DAC into asynchronous mode (DAC active register updates when DAC buffer is updated) 1h = Set this DAC into synchronous mode (DAC active register updates with DAC trigger)
7	OUT7_SYNC_EN	R/W	0h	Synchronous mode enable. Enable or disable synchronous mode. 0h = Set this DAC into asynchronous mode (DAC active register updates when DAC buffer is updated) 1h = Set this DAC into synchronous mode (DAC active register updates with DAC trigger)
6	OUT6_SYNC_EN	R/W	0h	Synchronous mode enable. Enable or disable synchronous mode. 0h = Set this DAC into asynchronous mode (DAC active register updates when DAC buffer is updated) 1h = Set this DAC into synchronous mode (DAC active register updates with DAC trigger)
5	OUT5_SYNC_EN	R/W	0h	Synchronous mode enable. Enable or disable synchronous mode. 0h = Set this DAC into asynchronous mode (DAC active register updates when DAC buffer is updated) 1h = Set this DAC into synchronous mode (DAC active register updates with DAC trigger)
4	OUT4_SYNC_EN	R/W	0h	Synchronous mode enable. Enable or disable synchronous mode. 0h = Set this DAC into asynchronous mode (DAC active register updates when DAC buffer is updated) 1h = Set this DAC into synchronous mode (DAC active register updates with DAC trigger)
3	OUT3_SYNC_EN	R/W	0h	Synchronous mode enable. Enable or disable synchronous mode. 0h = Set this DAC into asynchronous mode (DAC active register updates when DAC buffer is updated) 1h = Set this DAC into synchronous mode (DAC active register updates with DAC trigger)
2	OUT2_SYNC_EN	R/W	0h	Synchronous mode enable. Enable or disable synchronous mode. 0h = Set this DAC into asynchronous mode (DAC active register updates when DAC buffer is updated) 1h = Set this DAC into synchronous mode (DAC active register updates with DAC trigger)
1	OUT1_SYNC_EN	R/W	0h	Synchronous mode enable. Enable or disable synchronous mode. 0h = Set this DAC into asynchronous mode (DAC active register updates when DAC buffer is updated) 1h = Set this DAC into synchronous mode (DAC active register updates with DAC trigger)
0	OUT0_SYNC_EN	R/W	0h	Synchronous mode enable. Enable or disable synchronous mode. 0h = Set this DAC into asynchronous mode (DAC active register updates when DAC buffer is updated) 1h = Set this DAC into synchronous mode (DAC active register updates with DAC trigger)

**7.1.12 BCAST\_EN Register (Offset = Bh) [Reset = FFFFh]**

**Figure 7-12. BCAST\_EN Register**

15		14		13		12		11		10		9		8	
OUT15_BCAST_EN	OUT14_BCAST_EN	OUT13_BCAST_EN	OUT12_BCAST_EN	OUT11_BCAST_EN	OUT10_BCAST_EN	OUT9_BCAST_EN	OUT8_BCAST_EN								
R/W-1h	R/W-1h	R/W-1h	R/W-1h	R/W-1h	R/W-1h	R/W-1h	R/W-1h								
7		6		5		4		3		2		1		0	
OUT7_BCAST_EN	OUT6_BCAST_EN	OUT5_BCAST_EN	OUT4_BCAST_EN	OUT3_BCAST_EN	OUT2_BCAST_EN	OUT1_BCAST_EN	OUT0_BCAST_EN								
R/W-1h	R/W-1h	R/W-1h	R/W-1h	R/W-1h	R/W-1h	R/W-1h	R/W-1h								

**Table 7-13. BCAST\_EN Register Field Descriptions**

Bit	Field	Type	Reset	Description
15	OUT15_BCAST_EN	R/W	1h	Enable or disable broadcast mode. 0h = Ignore broadcast writes on this DAC 1h = Allow broadcast writes on this DAC
14	OUT14_BCAST_EN	R/W	1h	Enable or disable broadcast mode. 0h = Ignore broadcast writes on this DAC 1h = Allow broadcast writes on this DAC
13	OUT13_BCAST_EN	R/W	1h	Enable or disable broadcast mode. 0h = Ignore broadcast writes on this DAC 1h = Allow broadcast writes on this DAC
12	OUT12_BCAST_EN	R/W	1h	Enable or disable broadcast mode. 0h = Ignore broadcast writes on this DAC 1h = Allow broadcast writes on this DAC
11	OUT11_BCAST_EN	R/W	1h	Enable or disable broadcast mode. 0h = Ignore broadcast writes on this DAC 1h = Allow broadcast writes on this DAC
10	OUT10_BCAST_EN	R/W	1h	Enable or disable broadcast mode. 0h = Ignore broadcast writes on this DAC 1h = Allow broadcast writes on this DAC
9	OUT9_BCAST_EN	R/W	1h	Enable or disable broadcast mode. 0h = Ignore broadcast writes on this DAC 1h = Allow broadcast writes on this DAC
8	OUT8_BCAST_EN	R/W	1h	Enable or disable broadcast mode. 0h = Ignore broadcast writes on this DAC 1h = Allow broadcast writes on this DAC
7	OUT7_BCAST_EN	R/W	1h	Enable or disable broadcast mode. 0h = Ignore broadcast writes on this DAC 1h = Allow broadcast writes on this DAC
6	OUT6_BCAST_EN	R/W	1h	Enable or disable broadcast mode. 0h = Ignore broadcast writes on this DAC 1h = Allow broadcast writes on this DAC
5	OUT5_BCAST_EN	R/W	1h	Enable or disable broadcast mode. 0h = Ignore broadcast writes on this DAC 1h = Allow broadcast writes on this DAC
4	OUT4_BCAST_EN	R/W	1h	Enable or disable broadcast mode. 0h = Ignore broadcast writes on this DAC 1h = Allow broadcast writes on this DAC
3	OUT3_BCAST_EN	R/W	1h	Enable or disable broadcast mode. 0h = Ignore broadcast writes on this DAC 1h = Allow broadcast writes on this DAC
2	OUT2_BCAST_EN	R/W	1h	Enable or disable broadcast mode. 0h = Ignore broadcast writes on this DAC 1h = Allow broadcast writes on this DAC
1	OUT1_BCAST_EN	R/W	1h	Enable or disable broadcast mode. 0h = Ignore broadcast writes on this DAC 1h = Allow broadcast writes on this DAC
0	OUT0_BCAST_EN	R/W	1h	Enable or disable broadcast mode. 0h = Ignore broadcast writes on this DAC 1h = Allow broadcast writes on this DAC

### 7.1.13 CLEAR Register (Offset = Ch) [Reset = 0000h]

**Figure 7-13. CLEAR Register**

15	14	13	12	11	10	9	8
OUT15_SW_CLR	OUT14_SW_CLR	OUT13_SW_CLR	OUT12_SW_CLR	OUT11_SW_CLR	OUT10_SW_CLR	OUT9_SW_CLR	OUT8_SW_CLR
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
7	6	5	4	3	2	1	0
OUT7_SW_CLR	OUT6_SW_CLR	OUT5_SW_CLR	OUT4_SW_CLR	OUT3_SW_CLR	OUT2_SW_CLR	OUT1_SW_CLR	OUT0_SW_CLR
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 7-14. CLEAR Register Field Descriptions**

Bit	Field	Type	Reset	Description
15	OUT15_SW_CLR	R/W	0h	Software clear enable bit. Forces DAC to enter clear state. DAC uses clear code that is specified in clear state. 0h = Restore this DAC to normal operation 1h = Force this DAC into clear state
14	OUT14_SW_CLR	R/W	0h	Software clear enable bit. Forces DAC to enter clear state. DAC uses clear code that is specified in clear state. 0h = Restore this DAC to normal operation 1h = Force this DAC into clear state
13	OUT13_SW_CLR	R/W	0h	Software clear enable bit. Forces DAC to enter clear state. DAC uses clear code that is specified in clear state. 0h = Restore this DAC to normal operation 1h = Force this DAC into clear state
12	OUT12_SW_CLR	R/W	0h	Software clear enable bit. Forces DAC to enter clear state. DAC uses clear code that is specified in clear state. 0h = Restore this DAC to normal operation 1h = Force this DAC into clear state
11	OUT11_SW_CLR	R/W	0h	Software clear enable bit. Forces DAC to enter clear state. DAC uses clear code that is specified in clear state. 0h = Restore this DAC to normal operation 1h = Force this DAC into clear state
10	OUT10_SW_CLR	R/W	0h	Software clear enable bit. Forces DAC to enter clear state. DAC uses clear code that is specified in clear state. 0h = Restore this DAC to normal operation 1h = Force this DAC into clear state
9	OUT9_SW_CLR	R/W	0h	Software clear enable bit. Forces DAC to enter clear state. DAC uses clear code that is specified in clear state. 0h = Restore this DAC to normal operation 1h = Force this DAC into clear state
8	OUT8_SW_CLR	R/W	0h	Software clear enable bit. Forces DAC to enter clear state. DAC uses clear code that is specified in clear state. 0h = Restore this DAC to normal operation 1h = Force this DAC into clear state
7	OUT7_SW_CLR	R/W	0h	Software clear enable bit. Forces DAC to enter clear state. DAC uses clear code that is specified in clear state. 0h = Restore this DAC to normal operation 1h = Force this DAC into clear state



**Table 7-14. CLEAR Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
6	OUT6_SW_CLR	R/W	0h	Software clear enable bit. Forces DAC to enter clear state. DAC uses clear code that is specified in clear state. 0h = Restore this DAC to normal operation 1h = Force this DAC into clear state
5	OUT5_SW_CLR	R/W	0h	Software clear enable bit. Forces DAC to enter clear state. DAC uses clear code that is specified in clear state. 0h = Restore this DAC to normal operation 1h = Force this DAC into clear state
4	OUT4_SW_CLR	R/W	0h	Software clear enable bit. Forces DAC to enter clear state. DAC uses clear code that is specified in clear state. 0h = Restore this DAC to normal operation 1h = Force this DAC into clear state
3	OUT3_SW_CLR	R/W	0h	Software clear enable bit. Forces DAC to enter clear state. DAC uses clear code that is specified in clear state. 0h = Restore this DAC to normal operation 1h = Force this DAC into clear state
2	OUT2_SW_CLR	R/W	0h	Software clear enable bit. Forces DAC to enter clear state. DAC uses clear code that is specified in clear state. 0h = Restore this DAC to normal operation 1h = Force this DAC into clear state
1	OUT1_SW_CLR	R/W	0h	Software clear enable bit. Forces DAC to enter clear state. DAC uses clear code that is specified in clear state. 0h = Restore this DAC to normal operation 1h = Force this DAC into clear state
0	OUT0_SW_CLR	R/W	0h	Software clear enable bit. Forces DAC to enter clear state. DAC uses clear code that is specified in clear state. 0h = Restore this DAC to normal operation 1h = Force this DAC into clear state

### 7.1.14 CLEAR\_PIN\_MASK Register (Offset = Dh) [Reset = 0000h]

**Figure 7-14. CLEAR\_PIN\_MASK Register**

15	14	13	12	11	10	9	8
OUT15_ HW_CLR_MASK	OUT14_ HW_CLR_MASK	OUT13_ HW_CLR_MASK	OUT12_ HW_CLR_MASK	OUT11_ HW_CLR_MASK	OUT10_ HW_CLR_MASK	OUT9_ HW_CLR_MASK	OUT8_ HW_CLR_MASK
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
7	6	5	4	3	2	1	0
OUT7_ HW_CLR_MASK	OUT6_ HW_CLR_MASK	OUT5_ HW_CLR_MASK	OUT4_ HW_CLR_MASK	OUT3_ HW_CLR_MASK	OUT2_ HW_CLR_MASK	OUT1_ HW_CLR_MASK	OUT0_ HW_CLR_MASK
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Table 7-15. CLEAR\_PIN\_MASK Register Field Descriptions**

Bit	Field	Type	Reset	Description
15	OUT15_HW_CLR_MASK	R/W	0h	Mask bit for CLEAR (FLEXIO) pin. 0h = CLEAR pin affects this DAC channel 1h = CLEAR pin does not affect this DAC channel
14	OUT14_HW_CLR_MASK	R/W	0h	Mask bit for CLEAR (FLEXIO) pin. 0h = CLEAR pin affects this DAC channel 1h = CLEAR pin does not affect this DAC channel
13	OUT13_HW_CLR_MASK	R/W	0h	Mask bit for CLEAR (FLEXIO) pin. 0h = CLEAR pin affects this DAC channel 1h = CLEAR pin does not affect this DAC channel
12	OUT12_HW_CLR_MASK	R/W	0h	Mask bit for CLEAR (FLEXIO) pin. 0h = CLEAR pin affects this DAC channel 1h = CLEAR pin does not affect this DAC channel
11	OUT11_HW_CLR_MASK	R/W	0h	Mask bit for CLEAR (FLEXIO) pin. 0h = CLEAR pin affects this DAC channel 1h = CLEAR pin does not affect this DAC channel
10	OUT10_HW_CLR_MASK	R/W	0h	Mask bit for CLEAR (FLEXIO) pin. 0h = CLEAR pin affects this DAC channel 1h = CLEAR pin does not affect this DAC channel
9	OUT9_HW_CLR_MASK	R/W	0h	Mask bit for CLEAR (FLEXIO) pin. 0h = CLEAR pin affects this DAC channel 1h = CLEAR pin does not affect this DAC channel
8	OUT8_HW_CLR_MASK	R/W	0h	Mask bit for CLEAR (FLEXIO) pin. 0h = CLEAR pin affects this DAC channel 1h = CLEAR pin does not affect this DAC channel
7	OUT7_HW_CLR_MASK	R/W	0h	Mask bit for CLEAR (FLEXIO) pin. 0h = CLEAR pin affects this DAC channel 1h = CLEAR pin does not affect this DAC channel
6	OUT6_HW_CLR_MASK	R/W	0h	Mask bit for CLEAR (FLEXIO) pin. 0h = CLEAR pin affects this DAC channel 1h = CLEAR pin does not affect this DAC channel
5	OUT5_HW_CLR_MASK	R/W	0h	Mask bit for CLEAR (FLEXIO) pin. 0h = CLEAR pin affects this DAC channel 1h = CLEAR pin does not affect this DAC channel
4	OUT4_HW_CLR_MASK	R/W	0h	Mask bit for CLEAR (FLEXIO) pin. 0h = CLEAR pin affects this DAC channel 1h = CLEAR pin does not affect this DAC channel
3	OUT3_HW_CLR_MASK	R/W	0h	Mask bit for CLEAR (FLEXIO) pin. 0h = CLEAR pin affects this DAC channel 1h = CLEAR pin does not affect this DAC channel
2	OUT2_HW_CLR_MASK	R/W	0h	Mask bit for CLEAR (FLEXIO) pin. 0h = CLEAR pin affects this DAC channel 1h = CLEAR pin does not affect this DAC channel
1	OUT1_HW_CLR_MASK	R/W	0h	Mask bit for CLEAR (FLEXIO) pin. 0h = CLEAR pin affects this DAC channel 1h = CLEAR pin does not affect this DAC channel
0	OUT0_HW_CLR_MASK	R/W	0h	Mask bit for CLEAR (FLEXIO) pin. 0h = CLEAR pin affects this DAC channel 1h = CLEAR pin does not affect this DAC channel

### 7.1.15 BCAST\_CLR\_DATA Register (Offset = Eh) [Reset = 0000h]

**Figure 7-15. BCAST\_CLR\_DATA Register**

15	14	13	12	11	10	9	8
DATA[11:4]							
R/W-0h							
7	6	5	4	3	2	1	0
DATA[3:0]				RESERVED			
R/W-0h				R-0h			

**Table 7-16. BCAST\_CLR\_DATA Register Field Descriptions**

Bit	Field	Type	Reset	Description
15:4	DATA[11:0]	R/W	0h	A write to this register sets all DAC clear code register values to the specified code on output channels for which the broadcast enable bit is set.
3:0	RESERVED	R	0h	

### 7.1.16 RESET\_FLAGS Register (Offset = Fh) [Reset = 000Fh]

**Figure 7-16. RESET\_FLAGS Register**

15	14	13	12	11	10	9	8
RESERVED							
R-0h							
7	6	5	4	3	2	1	0
RESERVED				AVDD_ COLLAPSE_ FLAG	RSTPIN_ FLAG	VIO_ FLAG	PORBASE_ FLAG
R-0h				W-1h	W-1h	W-1h	W-1h

**Table 7-17. RESET\_FLAGS Register Field Descriptions**

Bit	Field	Type	Reset	Description
4	AVDD_COLLAPSE_FLAG	W	1h	Write to 0 to detect a AVDD collapse event, at which time this flag is automatically set to 1. AVDD collapse occurs when AVDD pin voltage reaches to within 1V of the VREF voltage.
3	RSTPIN_FLAG	W	1h	Write to 0 to detect a RESET pin reset event, at which time this flag is automatically set to 1.
2	VIO_FLAG	W	1h	Write to 0 to detect a VIO reset event, at which time this flag is automatically set to 1. VIO reset event occurs as a result of VIO pin voltage dropping to less than the POR threshold voltage.
1	PORBASE_FLAG	W	1h	Write to 0 to detect a POR-base reset event, at which time this flag is automatically set to 1. A POR-base reset event occurs as a result of AVDD pin voltage dropping to less than the POR threshold voltage.

### 7.1.17 OUT0\_BUFFER\_CODE Register (Offset = 10h) [Reset = 0000h]

Figure 7-17. OUT0\_BUFFER\_CODE Register

15	14	13	12	11	10	9	8
DATA[11:4]							
R/W-0h							
7	6	5	4	3	2	1	0
DATA[3:0]				RESERVED			
R/W-0h				R-0h			

Table 7-18. OUT0\_BUFFER\_CODE Register Field Descriptions

Bit	Field	Type	Reset	Description
15:4	DATA[11:0]	R/W	0h	Code for OUT0 buffer register, unipolar straight binary format.
3:0	RESERVED	R	0h	

### 7.1.18 OUT1\_BUFFER\_CODE Register (Offset = 11h) [Reset = 0000h]

Figure 7-18. OUT1\_BUFFER\_CODE Register

15	14	13	12	11	10	9	8
DATA[11:4]							
R/W-0h							
7	6	5	4	3	2	1	0
DATA[3:0]				RESERVED			
R/W-0h				R-0h			

Table 7-19. OUT1\_BUFFER\_CODE Register Field Descriptions

Bit	Field	Type	Reset	Description
15:4	DATA[11:0]	R/W	0h	Code for OUT1 buffer register, unipolar straight binary format.
3:0	RESERVED	R	0h	

### 7.1.19 OUT2\_BUFFER\_CODE Register (Offset = 12h) [Reset = 0000h]

Figure 7-19. OUT2\_BUFFER\_CODE Register

15	14	13	12	11	10	9	8
DATA[11:4]							
R/W-0h							
7	6	5	4	3	2	1	0
DATA[3:0]				RESERVED			
R/W-0h				R-0h			

Table 7-20. OUT2\_BUFFER\_CODE Register Field Descriptions

Bit	Field	Type	Reset	Description
15:4	DATA[11:0]	R/W	0h	Code for OUT2 buffer register, unipolar straight binary format.
3:0	RESERVED	R	0h	

### 7.1.20 OUT3\_BUFFER\_CODE Register (Offset = 13h) [Reset = 0000h]

**Figure 7-20. OUT3\_BUFFER\_CODE Register**

15	14	13	12	11	10	9	8
DATA[11:4]							
R/W-0h							
7	6	5	4	3	2	1	0
DATA[3:0]				RESERVED			
R/W-0h				R-0h			

**Table 7-21. OUT3\_BUFFER\_CODE Register Field Descriptions**

Bit	Field	Type	Reset	Description
15:4	DATA[11:0]	R/W	0h	Code for OUT3 buffer register, unipolar straight binary format.
3:0	RESERVED	R	0h	

### 7.1.21 OUT4\_BUFFER\_CODE Register (Offset = 14h) [Reset = 0000h]

**Figure 7-21. OUT4\_BUFFER\_CODE Register**

15	14	13	12	11	10	9	8
DATA[11:4]							
R/W-0h							
7	6	5	4	3	2	1	0
DATA[3:0]				RESERVED			
R/W-0h				R-0h			

**Table 7-22. OUT4\_BUFFER\_CODE Register Field Descriptions**

Bit	Field	Type	Reset	Description
15:4	DATA[11:0]	R/W	0h	Code for OUT4 buffer register, unipolar straight binary format.
3:0	RESERVED	R	0h	

### 7.1.22 OUT5\_BUFFER\_CODE Register (Offset = 15h) [Reset = 0000h]

**Figure 7-22. OUT5\_BUFFER\_CODE Register**

15	14	13	12	11	10	9	8
DATA[11:4]							
R/W-0h							
7	6	5	4	3	2	1	0
DATA[3:0]				RESERVED			
R/W-0h				R-0h			

**Table 7-23. OUT5\_BUFFER\_CODE Register Field Descriptions**

Bit	Field	Type	Reset	Description
15:4	DATA[11:0]	R/W	0h	Code for OUT5 buffer register, unipolar straight binary format.
3:0	RESERVED	R	0h	

### 7.1.23 OUT6\_BUFFER\_CODE Register (Offset = 16h) [Reset = 0000h]

Figure 7-23. OUT6\_BUFFER\_CODE Register

15	14	13	12	11	10	9	8
DATA[11:4]							
R/W-0h							
7	6	5	4	3	2	1	0
DATA[3:0]				RESERVED			
R/W-0h				R-0h			

Table 7-24. OUT6\_BUFFER\_CODE Register Field Descriptions

Bit	Field	Type	Reset	Description
15:4	DATA[11:0]	R/W	0h	Code for OUT6 buffer register, unipolar straight binary format.
3:0	RESERVED	R	0h	

### 7.1.24 OUT7\_BUFFER\_CODE Register (Offset = 17h) [Reset = 0000h]

Figure 7-24. OUT7\_BUFFER\_CODE Register

15	14	13	12	11	10	9	8
DATA[11:4]							
R/W-0h							
7	6	5	4	3	2	1	0
DATA[3:0]				RESERVED			
R/W-0h				R-0h			

Table 7-25. OUT7\_BUFFER\_CODE Register Field Descriptions

Bit	Field	Type	Reset	Description
15:4	DATA[11:0]	R/W	0h	Code for OUT7 buffer register, unipolar straight binary format.
3:0	RESERVED	R	0h	

### 7.1.25 OUT8\_BUFFER\_CODE Register (Offset = 18h) [Reset = 0000h]

Figure 7-25. OUT8\_BUFFER\_CODE Register

15	14	13	12	11	10	9	8
DATA[11:4]							
R/W-0h							
7	6	5	4	3	2	1	0
DATA[3:0]				RESERVED			
R/W-0h				R-0h			

Table 7-26. OUT8\_BUFFER\_CODE Register Field Descriptions

Bit	Field	Type	Reset	Description
15:4	DATA[11:0]	R/W	0h	Code for OUT8 buffer register, unipolar straight binary format.
3:0	RESERVED	R	0h	

### 7.1.26 OUT9\_BUFFER\_CODE Register (Offset = 19h) [Reset = 0000h]

**Figure 7-26. OUT9\_BUFFER\_CODE Register**

15	14	13	12	11	10	9	8
DATA[11:4]							
R/W-0h							
7	6	5	4	3	2	1	0
DATA[3:0]				RESERVED			
R/W-0h				R-0h			

**Table 7-27. OUT9\_BUFFER\_CODE Register Field Descriptions**

Bit	Field	Type	Reset	Description
15:4	DATA[11:0]	R/W	0h	Code for OUT9 buffer register, unipolar straight binary format.
3:0	RESERVED	R	0h	

### 7.1.27 OUT10\_BUFFER\_CODE Register (Offset = 1Ah) [Reset = 0000h]

**Figure 7-27. OUT10\_BUFFER\_CODE Register**

15	14	13	12	11	10	9	8
DATA[11:4]							
R/W-0h							
7	6	5	4	3	2	1	0
DATA[3:0]				RESERVED			
R/W-0h				R-0h			

**Table 7-28. OUT10\_BUFFER\_CODE Register Field Descriptions**

Bit	Field	Type	Reset	Description
15:4	DATA[11:0]	R/W	0h	Code for OUT10 buffer register, unipolar straight binary format.
3:0	RESERVED	R	0h	

### 7.1.28 OUT11\_BUFFER\_CODE Register (Offset = 1Bh) [Reset = 0000h]

**Figure 7-28. OUT11\_BUFFER\_CODE Register**

15	14	13	12	11	10	9	8
DATA[11:4]							
R/W-0h							
7	6	5	4	3	2	1	0
DATA[3:0]				RESERVED			
R/W-0h				R-0h			

**Table 7-29. OUT11\_BUFFER\_CODE Register Field Descriptions**

Bit	Field	Type	Reset	Description
15:4	DATA[11:0]	R/W	0h	Code for OUT11 buffer register, unipolar straight binary format.
3:0	RESERVED	R	0h	

**7.1.29 OUT12\_BUFFER\_CODE Register (Offset = 1Ch) [Reset = 0000h]**

**Figure 7-29. OUT12\_BUFFER\_CODE Register**

15	14	13	12	11	10	9	8
DATA[11:4]							
R/W-0h							
7	6	5	4	3	2	1	0
DATA[3:0]				RESERVED			
R/W-0h				R-0h			

**Table 7-30. OUT12\_BUFFER\_CODE Register Field Descriptions**

Bit	Field	Type	Reset	Description
15:4	DATA[11:0]	R/W	0h	Code for OUT12 buffer register, unipolar straight binary format.
3:0	RESERVED	R	0h	

**7.1.30 OUT13\_BUFFER\_CODE Register (Offset = 1Dh) [Reset = 0000h]**

**Figure 7-30. OUT13\_BUFFER\_CODE Register**

15	14	13	12	11	10	9	8
DATA[11:4]							
R/W-0h							
7	6	5	4	3	2	1	0
DATA[3:0]				RESERVED			
R/W-0h				R-0h			

**Table 7-31. OUT13\_BUFFER\_CODE Register Field Descriptions**

Bit	Field	Type	Reset	Description
15:4	DATA[11:0]	R/W	0h	Code for OUT13 buffer register, unipolar straight binary format.
3:0	RESERVED	R	0h	

**7.1.31 OUT14\_BUFFER\_CODE Register (Offset = 1Eh) [Reset = 0000h]**

**Figure 7-31. OUT14\_BUFFER\_CODE Register**

15	14	13	12	11	10	9	8
DATA[11:4]							
R/W-0h							
7	6	5	4	3	2	1	0
DATA[3:0]				RESERVED			
R/W-0h				R-0h			

**Table 7-32. OUT14\_BUFFER\_CODE Register Field Descriptions**

Bit	Field	Type	Reset	Description
15:4	DATA[11:0]	R/W	0h	Code for OUT14 buffer register, unipolar straight binary format.
3:0	RESERVED	R	0h	



**7.1.32 OUT15\_BUFFER\_CODE Register (Offset = 1Fh) [Reset = 0000h]**

**Figure 7-32. OUT15\_BUFFER\_CODE Register**

15	14	13	12	11	10	9	8
DATA[11:4]							
R/W-0h							
7	6	5	4	3	2	1	0
DATA[3:0]				RESERVED			
R/W-0h				R-0h			

**Table 7-33. OUT15\_BUFFER\_CODE Register Field Descriptions**

Bit	Field	Type	Reset	Description
15:4	DATA[11:0]	R/W	0h	Code for OUT15 buffer register, unipolar straight binary format.
3:0	RESERVED	R	0h	

**7.1.33 OUT0\_CLEAR\_CODE Register (Offset = 20h) [Reset = 0000h]**

**Figure 7-33. OUT0\_CLEAR\_CODE Register**

15	14	13	12	11	10	9	8
DATA[11:4]							
R/W-0h							
7	6	5	4	3	2	1	0
DATA[3:0]				RESERVED			
R/W-0h				R-0h			

**Table 7-34. OUT0\_CLEAR\_CODE Register Field Descriptions**

Bit	Field	Type	Reset	Description
15:4	DATA[11:0]	R/W	0h	Code for OUT0 clear register, unipolar straight binary format.
3:0	RESERVED	R	0h	

### 7.1.34 OUT1\_CLEAR\_CODE Register (Offset = 21h) [Reset = 0000h]

Figure 7-34. OUT1\_CLEAR\_CODE Register

15	14	13	12	11	10	9	8
DATA[11:4]							
R/W-0h							
7	6	5	4	3	2	1	0
DATA[3:0]				RESERVED			
R/W-0h				R-0h			

Table 7-35. OUT1\_CLEAR\_CODE Register Field Descriptions

Bit	Field	Type	Reset	Description
15:4	DATA[11:0]	R/W	0h	Code for OUT1 clear register, unipolar straight binary format.
3:0	RESERVED	R	0h	

### 7.1.35 OUT2\_CLEAR\_CODE Register (Offset = 22h) [Reset = 0000h]

Figure 7-35. OUT2\_CLEAR\_CODE Register

15	14	13	12	11	10	9	8
DATA[11:4]							
R/W-0h							
7	6	5	4	3	2	1	0
DATA[3:0]				RESERVED			
R/W-0h				R-0h			

Table 7-36. OUT2\_CLEAR\_CODE Register Field Descriptions

Bit	Field	Type	Reset	Description
15:4	DATA[11:0]	R/W	0h	Code for OUT2 clear register, unipolar straight binary format.
3:0	RESERVED	R	0h	

### 7.1.36 OUT3\_CLEAR\_CODE Register (Offset = 23h) [Reset = 0000h]

Figure 7-36. OUT3\_CLEAR\_CODE Register

15	14	13	12	11	10	9	8
DATA[11:4]							
R/W-0h							
7	6	5	4	3	2	1	0
DATA[3:0]				RESERVED			
R/W-0h				R-0h			

Table 7-37. OUT3\_CLEAR\_CODE Register Field Descriptions

Bit	Field	Type	Reset	Description
15:4	DATA[11:0]	R/W	0h	Code for OUT3 clear register, unipolar straight binary format.
3:0	RESERVED	R	0h	

**7.1.37 OUT4\_CLEAR\_CODE Register (Offset = 24h) [Reset = 0000h]**

**Figure 7-37. OUT4\_CLEAR\_CODE Register**

15	14	13	12	11	10	9	8
DATA[11:4]							
R/W-0h							
7	6	5	4	3	2	1	0
DATA[3:0]				RESERVED			
R/W-0h				R-0h			

**Table 7-38. OUT4\_CLEAR\_CODE Register Field Descriptions**

Bit	Field	Type	Reset	Description
15:4	DATA[11:0]	R/W	0h	Code for OUT4 clear register, unipolar straight binary format.
3:0	RESERVED	R	0h	

**7.1.38 OUT5\_CLEAR\_CODE Register (Offset = 25h) [Reset = 0000h]**

**Figure 7-38. OUT5\_CLEAR\_CODE Register**

15	14	13	12	11	10	9	8
DATA[11:4]							
R/W-0h							
7	6	5	4	3	2	1	0
DATA[3:0]				RESERVED			
R/W-0h				R-0h			

**Table 7-39. OUT5\_CLEAR\_CODE Register Field Descriptions**

Bit	Field	Type	Reset	Description
15:4	DATA[11:0]	R/W	0h	Code for OUT5 clear register, unipolar straight binary format.
3:0	RESERVED	R	0h	

**7.1.39 OUT6\_CLEAR\_CODE Register (Offset = 26h) [Reset = 0000h]**

**Figure 7-39. OUT6\_CLEAR\_CODE Register**

15	14	13	12	11	10	9	8
DATA[11:4]							
R/W-0h							
7	6	5	4	3	2	1	0
DATA[3:0]				RESERVED			
R/W-0h				R-0h			

**Table 7-40. OUT6\_CLEAR\_CODE Register Field Descriptions**

Bit	Field	Type	Reset	Description
15:4	DATA[11:0]	R/W	0h	Code for OUT6 clear register, unipolar straight binary format.
3:0	RESERVED	R	0h	

**7.1.40 OUT7\_CLEAR\_CODE Register (Offset = 27h) [Reset = 0000h]**

**Figure 7-40. OUT7\_CLEAR\_CODE Register**

15	14	13	12	11	10	9	8
DATA[11:4]							
R/W-0h							
7	6	5	4	3	2	1	0
DATA[3:0]				RESERVED			
R/W-0h				R-0h			

**Table 7-41. OUT7\_CLEAR\_CODE Register Field Descriptions**

Bit	Field	Type	Reset	Description
15:4	DATA[11:0]	R/W	0h	Code for OUT7 clear register, unipolar straight binary format.
3:0	RESERVED	R	0h	

**7.1.41 OUT8\_CLEAR\_CODE Register (Offset = 28h) [Reset = 0000h]**

**Figure 7-41. OUT8\_CLEAR\_CODE Register**

15	14	13	12	11	10	9	8
DATA[11:4]							
R/W-0h							
7	6	5	4	3	2	1	0
DATA[3:0]				RESERVED			
R/W-0h				R-0h			

**Table 7-42. OUT8\_CLEAR\_CODE Register Field Descriptions**

Bit	Field	Type	Reset	Description
15:4	DATA[11:0]	R/W	0h	Code for OUT8 clear register, unipolar straight binary format.
3:0	RESERVED	R	0h	

**7.1.42 OUT9\_CLEAR\_CODE Register (Offset = 29h) [Reset = 0000h]**

**Figure 7-42. OUT9\_CLEAR\_CODE Register**

15	14	13	12	11	10	9	8
DATA[11:4]							
R/W-0h							
7	6	5	4	3	2	1	0
DATA[3:0]				RESERVED			
R/W-0h				R-0h			

**Table 7-43. OUT9\_CLEAR\_CODE Register Field Descriptions**

Bit	Field	Type	Reset	Description
15:4	DATA[11:0]	R/W	0h	Code for OUT9 clear register, unipolar straight binary format.
3:0	RESERVED	R	0h	

**7.1.43 OUT10\_CLEAR\_CODE Register (Offset = 2Ah) [Reset = 0000h]**

**Figure 7-43. OUT10\_CLEAR\_CODE Register**

15	14	13	12	11	10	9	8
DATA[11:4]							
R/W-0h							
7	6	5	4	3	2	1	0
DATA[3:0]				RESERVED			
R/W-0h				R-0h			

**Table 7-44. OUT10\_CLEAR\_CODE Register Field Descriptions**

Bit	Field	Type	Reset	Description
15:4	DATA[11:0]	R/W	0h	Code for OUT10 clear register, unipolar straight binary format.
3:0	RESERVED	R	0h	

**7.1.44 OUT11\_CLEAR\_CODE Register (Offset = 2Bh) [Reset = 0000h]**

**Figure 7-44. OUT11\_CLEAR\_CODE Register**

15	14	13	12	11	10	9	8
DATA[11:4]							
R/W-0h							
7	6	5	4	3	2	1	0
DATA[3:0]				RESERVED			
R/W-0h				R-0h			

**Table 7-45. OUT11\_CLEAR\_CODE Register Field Descriptions**

Bit	Field	Type	Reset	Description
15:4	DATA[11:0]	R/W	0h	Code for OUT11 clear register, unipolar straight binary format.
3:0	RESERVED	R	0h	

**7.1.45 OUT12\_CLEAR\_CODE Register (Offset = 2Ch) [Reset = 0000h]**

**Figure 7-45. OUT12\_CLEAR\_CODE Register**

15	14	13	12	11	10	9	8
DATA[11:4]							
R/W-0h							
7	6	5	4	3	2	1	0
DATA[3:0]				RESERVED			
R/W-0h				R-0h			

**Table 7-46. OUT12\_CLEAR\_CODE Register Field Descriptions**

Bit	Field	Type	Reset	Description
15:4	DATA[11:0]	R/W	0h	Code for OUT12 clear register, unipolar straight binary format.
3:0	RESERVED	R	0h	

**7.1.46 OUT13\_CLEAR\_CODE Register (Offset = 2Dh) [Reset = 0000h]**

**Figure 7-46. OUT13\_CLEAR\_CODE Register**

15	14	13	12	11	10	9	8
DATA[11:4]							
R/W-0h							
7	6	5	4	3	2	1	0
DATA[3:0]				RESERVED			
R/W-0h				R-0h			

**Table 7-47. OUT13\_CLEAR\_CODE Register Field Descriptions**

Bit	Field	Type	Reset	Description
15:4	DATA[11:0]	R/W	0h	Code for OUT13 clear register, unipolar straight binary format.
3:0	RESERVED	R	0h	

**7.1.47 OUT14\_CLEAR\_CODE Register (Offset = 2Eh) [Reset = 0000h]**

**Figure 7-47. OUT14\_CLEAR\_CODE Register**

15	14	13	12	11	10	9	8
DATA[11:4]							
R/W-0h							
7	6	5	4	3	2	1	0
DATA[3:0]				RESERVED			
R/W-0h				R-0h			

**Table 7-48. OUT14\_CLEAR\_CODE Register Field Descriptions**

Bit	Field	Type	Reset	Description
15:4	DATA[11:0]	R/W	0h	Code for OUT14 clear register, unipolar straight binary format.
3:0	RESERVED	R	0h	

**7.1.48 OUT15\_CLEAR\_CODE Register (Offset = 2Fh) [Reset = 0000h]**

**Figure 7-48. OUT15\_CLEAR\_CODE Register**

15	14	13	12	11	10	9	8
DATA[11:4]							
R/W-0h							
7	6	5	4	3	2	1	0
DATA[3:0]				RESERVED			
R/W-0h				R-0h			

**Table 7-49. OUT15\_CLEAR\_CODE Register Field Descriptions**

Bit	Field	Type	Reset	Description
15:4	DATA[11:0]	R/W	0h	Code for OUT15 clear register, unipolar straight binary format.
3:0	RESERVED	R	0h	

**7.1.49 GPIO\_DATA Register (Offset = 31h) [Reset = 0001h]**

**Figure 7-49. GPIO\_DATA Register**

15	14	13	12	11	10	9	8
RESERVED							
R-0h							
7	6	5	4	3	2	1	0
RESERVED							GPIO
R-0h							R/W-1h

**Table 7-50. GPIO\_DATA Register Field Descriptions**

Bit	Field	Type	Reset	Description
15:1	RESERVED	R	0h	
0	GPIO	R/W	1h	GPIO bit. For write operation, the GPIO pin operates as an output. Write a 1 to set the corresponding GPIO pin to either high impedance (FLEXIO_OUT_ODE=1) or logic 1 (FLEXIO_OUT_ODE=0). Write a 0 to set the corresponding GPIO pin to logic low. For read operations the GPIO pin operates as an input. Read to receive the status of the corresponding GPIO pin, which is determined by the voltage at the pin; the bit reads as 0 at start-up if the voltage at this pin is less than $V_{IH}$ (the register value, 1 by default, is not returned when a read command is issued in this circumstance). After a reset event, the GPIO pin is in a high-impedance state.

**7.1.50 DAC\_STATUS Register (Offset = 32h) [Reset = 0000h]**

**Figure 7-50. DAC\_STATUS Register**

15	14	13	12	11	10	9	8
OUT15_SC_STS	OUT14_SC_STS	OUT13_SC_STS	OUT12_SC_STS	OUT11_SC_STS	OUT10_SC_STS	OUT9_SC_STS	OUT8_SC_STS
R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h
7	6	5	4	3	2	1	0
OUT7_SC_STS	OUT6_SC_STS	OUT5_SC_STS	OUT4_SC_STS	OUT3_SC_STS	OUT2_SC_STS	OUT1_SC_STS	OUT0_SC_STS
R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h

**Table 7-51. DAC\_STATUS Register Field Descriptions**

Bit	Field	Type	Reset	Description
15	OUT15_SC_STS	R	0h	DAC short circuit condition, indicating whether this DAC channel is shorted to ground. 0h = DAC channel is not in short circuit condition 1h = DAC channel is in short circuit condition
14	OUT14_SC_STS	R	0h	DAC short circuit condition, indicating whether this DAC channel is shorted to ground. 0h = DAC channel is not in short circuit condition 1h = DAC channel is in short circuit condition
13	OUT13_SC_STS	R	0h	DAC short circuit condition, indicating whether this DAC channel is shorted to ground. 0h = DAC channel is not in short circuit condition 1h = DAC channel is in short circuit condition
12	OUT12_SC_STS	R	0h	DAC short circuit condition, indicating whether this DAC channel is shorted to ground. 0h = DAC channel is not in short circuit condition 1h = DAC channel is in short circuit condition

**Table 7-51. DAC\_STATUS Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
11	OUT11_SC_STS	R	0h	DAC short circuit condition, indicating whether this DAC channel is shorted to ground. 0h = DAC channel is not in short circuit condition 1h = DAC channel is in short circuit condition
10	OUT10_SC_STS	R	0h	DAC short circuit condition, indicating whether this DAC channel is shorted to ground. 0h = DAC channel is not in short circuit condition 1h = DAC channel is in short circuit condition
9	OUT9_SC_STS	R	0h	DAC short circuit condition, indicating whether this DAC channel is shorted to ground. 0h = DAC channel is not in short circuit condition 1h = DAC channel is in short circuit condition
8	OUT8_SC_STS	R	0h	DAC short circuit condition, indicating whether this DAC channel is shorted to ground. 0h = DAC channel is not in short circuit condition 1h = DAC channel is in short circuit condition
7	OUT7_SC_STS	R	0h	DAC short circuit condition, indicating whether this DAC channel is shorted to ground. 0h = DAC channel is not in short circuit condition 1h = DAC channel is in short circuit condition
6	OUT6_SC_STS	R	0h	DAC short circuit condition, indicating whether this DAC channel is shorted to ground. 0h = DAC channel is not in short circuit condition 1h = DAC channel is in short circuit condition
5	OUT5_SC_STS	R	0h	DAC short circuit condition, indicating whether this DAC channel is shorted to ground. 0h = DAC channel is not in short circuit condition 1h = DAC channel is in short circuit condition
4	OUT4_SC_STS	R	0h	DAC short circuit condition, indicating whether this DAC channel is shorted to ground. 0h = DAC channel is not in short circuit condition 1h = DAC channel is in short circuit condition
3	OUT3_SC_STS	R	0h	DAC short circuit condition, indicating whether this DAC channel is shorted to ground. 0h = DAC channel is not in short circuit condition 1h = DAC channel is in short circuit condition
2	OUT2_SC_STS	R	0h	DAC short circuit condition, indicating whether this DAC channel is shorted to ground. 0h = DAC channel is not in short circuit condition 1h = DAC channel is in short circuit condition
1	OUT1_SC_STS	R	0h	DAC short circuit condition, indicating whether this DAC channel is shorted to ground. 0h = DAC channel is not in short circuit condition 1h = DAC channel is in short circuit condition
0	OUT0_SC_STS	R	0h	DAC short circuit condition, indicating whether this DAC channel is shorted to ground. 0h = DAC channel is not in short circuit condition 1h = DAC channel is in short circuit condition



## 8 Application and Implementation

### Note


Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

### 8.1 Application Information

The high linearity, small package size, and wide temperature range make the DAC60516 an excellent choice in applications such as optical networking, wireless infrastructure, and analog output modules for industrial systems. The device incorporates a 2.5V internal reference with an internal reference divider circuit that enables full-scale DAC output voltages of 2.5V or 5V.

#### 8.1.1 Bipolar Voltage Output

The DAC60516 is designed for single-supply operation, but [Figure 8-1](#) shows that bipolar output is also possible.



**Figure 8-1. Bipolar Operation Using the DAC60516**

The circuit in [Figure 8-1](#) gives a bipolar output voltage at  $V_{\text{OUTPUT}}$  and is calculated as follows (at gain = 1):

$$V_{\text{OUTPUT}}(\text{CODE}) = \left[ \left( V_{\text{REF}} \times \frac{\text{CODE}}{2^{12}} \right) \left( 1 + \frac{R_3}{R_2} + \frac{R_3}{R_1} \right) - \left( V_{\text{REF}} \times \frac{R_3}{R_1} \right) \right] \quad (2)$$

where

- $V_{\text{OUTPUT}}(\text{CODE})$  = output voltage of circuit for a given code
- CODE = 0 to 4095. This is the digital code loaded to the DAC
- $V_{\text{REF}}$  = reference voltage applied to the DAC60516

[Equation 2](#) calculates the bipolar output span by defining a few parameters, the first being the value for the reference voltage. After choosing a reference voltage, set the gain resistors accordingly by determining the desired  $V_{\text{OUTPUT}}$  at code 0 and code 4096. For a  $V_{\text{REF}}$  of 2.5V, gain of 1, and a desired output voltage range of  $\pm 10\text{V}$ , the calculation is:

CODE = 0:

$$V_{\text{OUTPUT}}(0) = - \left( V_{\text{REF}} \times \frac{R_3}{R_1} \right) = - \left( 2.5\text{V} \times \frac{R_3}{R_1} \right) \quad (3)$$

Setting the equation to minimum output span,  $V_{\text{OUTPUT}}(0) = -10\text{V}$ , reduces the equation to:  $R_3 / R_1 = 4$ .

CODE = 4096:


Setting the equation to maximum output span,  $V_{\text{OUTPUT}}(4096) = 10\text{V}$ , and  $R_3 / R_1 = 4$  reduces the equation to:  $R_3 / R_2 = 3$

The maximum code of a 12-bit DAC is 4095; code 4096 is used to simplify [Equation 3](#). For practical use, the true output span uses a range of  $-10\text{V}$  to  $(10\text{V} - 1\text{LSB})$ ; in this case,  $-10\text{V}$  to  $+9.9996\text{V}$ .

## 8.2 Typical Application

### 8.2.1 Programmable High-Current Voltage-Output Circuit

While the DAC60516 is capable of driving currents up to 50mA (with a short-circuit current rating of 75mA), the device can be integrated into the circuit in [Figure 8-2](#) to achieve a stable voltage output with even higher drive currents. In this application, the DAC programs the output voltage and gain of an amplifier. The amplifier maintains the output voltage using negative feedback. The high current to the load is provided by the transistor. This circuit is useful in applications where components must be tested with different voltage excitation levels at higher currents, including optical laser biasing applications (requiring over 50mA to 75mA of bias current) as well as semiconductor test equipment.



**Figure 8-2. Programmable Voltage-Controlled Current Source Circuit**

#### 8.2.1.1 Design Requirements

An op amp with low offset and low drift (to minimize error) and sufficient gain bandwidth product (GBW) is recommended.  $R_1$  and  $R_2$  must have sufficient tolerance so that the desired output voltage ( $V_{OUTPUT}$ ) accurately follows the DAC output voltage. Compensation capacitor  $C_1$  must be larger than the input capacitance of the op-amp inputs. Choose a transistor that can provide the required load current and has a high  $H_{FE}$ , so that the base current is sufficiently smaller than the output current limit of the op amp. A bipolar-junction transistor (BJT) Darlington pair or a high-power metal-oxide semiconductor field-effect transistor (MOSFET) can be used.

**Table 8-1. Design Parameters**

PARAMETER	VALUE
DAC output	0V to 2.5V
$AV_{DD}$	5V
$V_{SS}$	-5V
$V_{CC}$	24V
$V_{REF}$	2.5V
$V_{OUTPUT}$	0V to 5V
Current output	0A to 10A

### 8.2.1.2 Detailed Design Procedure

The transfer function of the output voltage is given by [Equation 4](#).

$$V_{\text{OUTPUT}} = V_{\text{DAC}} \left( 1 + \frac{R_1}{R_2} \right) \quad (4)$$

The resistance values can be chosen so that the quiescent current is negligible compared to the load current. For a desired load current of 10A at a desired  $V_{\text{OUTPUT}}$  of 5V (with  $V_{\text{DAC}} = 2.5\text{V}$ ), choose  $R_1$  and  $R_2$  as 10k $\Omega$  each. This minimizes the quiescent current through the feedback network as  $5\text{V} / 20\text{k}\Omega = 250\mu\text{A}$ .

The base current,  $I_B$ , for the transistor for a given load current  $I_L$  is given by [Equation 5](#).

$$I_B = \frac{I_C}{H_{FE}} = \frac{1}{H_{FE}} \left( I_L + \left( \frac{V_{\text{OUTPUT}}}{R_1 + R_2} \right) \right) \quad (5)$$

Where:

- $I_C$  = The collector current of the transistor
- $H_{FE}$  = DC current gain of the transistor


$V_{\text{OUTPUT}} / (R_1 + R_2)$  is equal to the previously calculated quiescent current, which is negligible compared to the load current (particularly for load currents above 1A). This simplifies the equation to [Equation 6](#).

$$I_B = \frac{I_L}{H_{FE}} \quad (6)$$

To keep  $I_B$  less than 20mA,  $H_{FE}$  must be greater than  $I_L / 20\text{mA}$ . In general, compensation capacitor  $C_1$  is not set by fixed equations, but rather by choosing values while observing the output small-signal step response.

### 8.2.1.3 Application Curve

[Figure 8-3](#) shows the headroom curve for the DAC60516 when using the internal reference at gain = 2 ( $AV_{DD} = 5.5\text{V}$ ). This curve illustrates how the DAC channels are able to maintain output voltage as load current increases.



**Figure 8-3. Headroom vs Load Current (DAC at Full-Scale Code)**

## 8.3 Initialization Setup

Power on the device and ensure that the  $AV_{DD}$  and  $V_{IO}$  supplies are established. After the supplies have reached the minimum recommended operating value, a POR is issued so that the device initializes correctly. The DAC60516 requires 5ms to 10ms to initialize the serial interface after a POR; therefore, wait at least 10ms after start-up to communicate with the device.

## 8.4 Power Supply Recommendations

The DAC60516 operates within the specified  $AV_{DD}$  supply range of 2.7V to 5.5V and  $V_{IO}$  supply range of 1.7V to 5.5V. The DAC60516 does not require specific supply sequencing; however the serial interface requires 10ms to initialize and enable communication with the device.

The  $AV_{DD}$  supply must be well-regulated and low-noise. Switching power supplies and DC/DC converters often have high-frequency glitches or spikes riding on the output voltage. In addition, digital components can create similar high frequency spikes. This noise can easily couple into the DAC output voltage through various paths between the power connections and analog output. To minimize noise from the power supply, include a 1 $\mu$ F to 10 $\mu$ F capacitor and 0.1 $\mu$ F bypass capacitor. The power supply must meet the input current requirements listed in [Section 5](#).

## 8.5 Layout

### 8.5.1 Layout Guidelines

A precision analog component requires careful layout, the list below provides some insight into good layout practices.

- Bypass all power supply pins to ground with a low ESR ceramic bypass capacitor. The typical recommended bypass capacitance is 0.1 $\mu$ F to 0.22 $\mu$ F ceramic with a X7R or NP0 dielectric.
- Place power supplies and REF bypass capacitors close to the pins to minimize inductance and optimize performance.
- Use a high-quality, ceramic, type NP0 or X7R for optimized performance across temperature, and very low dissipation factor.
- The digital and analog sections must have proper placement with respect to the digital pins and analog pins of the DAC60516 device. The separation of analog and digital blocks minimizes coupling into neighboring blocks, as well as interaction between analog and digital return currents.

### 8.5.2 Layout Examples




Figure 8-4. DAC60516 QFN Layout Example

## 9 Device and Documentation Support

### 9.1 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on [ti.com](http://ti.com). Click on *Notifications* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

### 9.2 Support Resources

[TI E2E™ support forums](#) are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use](#).

### 9.3 Trademarks

TI E2E™ is a trademark of Texas Instruments.  
All trademarks are the property of their respective owners.

### 9.4 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

### 9.5 Glossary

[TI Glossary](#) This glossary lists and explains terms, acronyms, and definitions.

## 10 Revision History



NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

DATE	REVISION	NOTES
February 2025	*	Initial Release

## 11 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

**PACKAGING INFORMATION**

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
DAC60516RUJR	ACTIVE	WQFN	RUY	28	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM		DAC 60516	
DAC60516RUJT	ACTIVE	WQFN	RUY	28	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM		DAC 60516	

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



**TAPE AND REEL INFORMATION**

**QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE**


\*All dimensions are nominal


Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
DAC60516RUYR	WQFN	RUY	28	3000	330.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2
DAC60516RUYT	WQFN	RUY	28	250	180.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2



**TAPE AND REEL BOX DIMENSIONS**


\*All dimensions are nominal


Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
DAC60516RUYR	WQFN	RUY	28	3000	367.0	367.0	35.0
DAC60516RUYT	WQFN	RUY	28	250	210.0	185.0	35.0




4219146/C 03/2021

NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. The package thermal pad must be soldered to the printed circuit board for optimal thermal and mechanical performance.



**LAND PATTERN EXAMPLE**  
EXPOSED METAL SHOWN  
SCALE: 15X



4219146/C 03/2021

NOTES: (continued)


4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 ([www.ti.com/lit/slua271](http://www.ti.com/lit/slua271)).
5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.

# EXAMPLE STENCIL DESIGN

RUY0028A

WQFN - 0.8 mm max height

PLASTIC QUAD FLATPACK-NO LEAD



SOLDER PASTE EXAMPLE  
BASED ON 0.125 mm THICK STENCIL

EXPOSED PAD  
78% PRINTED COVERAGE BY AREA  
SCALE: 15X

4219146/C 03/2021

NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](#) or other applicable terms available either on [ti.com](https://www.ti.com) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265

Copyright © 2025, Texas Instruments Incorporated