

DRV81602-Q1: 8-Channel Configurable Low-side and High-side Driver for Automotive Relay, LED, Lighting and Motor Control

1 Features

TEXAS

INSTRUMENTS

- **3V to 40V** Analog supply voltage
	- Cranking capability down to 3V
	- Supports LV124 standard
- **3V to 5.5V** Digital supply voltage
- Compatible with 3.3V and 5V microcontrollers
- **44V** minimum drain to source clamping voltage
- **-19V** maximum source to ground clamping voltage
- RDS(ON): **630mΩ** typical at 12V, 25 °C
- Current: **330mA** per output at 85 °C, with all channels ON
- **2 parallel inputs** with mapping functionality
	- Fail-safe activation in **Limp Home** mode – Using nSLEEP and IN pins
- Two independent internal **PWM** generators
- **Bulb Inrush Mode** (BIM) to drive lamps
- For 2W/5W lamps and other capacitive loads
- Low-current sleep mode
	- $-$ < 6.5 μ A using nSLEEP pin
- 16-bit SPI interface for control and diagnosis
	- Daisy Chain capability
	- Compatible with 8-bit SPI devices
- Supports various **protection features**
	- Reverse battery protection
	- Short circuit to ground and battery protection
	- Stable behavior at under voltage conditions
	- Over Current latch OFF
	- Overtemperature warning
	- Thermal shutdown latch OFF
	- Overvoltage protection
	- Loss of battery and loss of ground protection
	- Electrostatic discharge (ESD) protection
- Supports several **diagnostic features**
	- Diagnostic information via SPI register
	- Over Load detection at ON state
	- Open Load detection in ON and OFF state
	- Input and Output Status Monitor

2 Applications

- [Automotive Body Control Module \(BCM\)](https://www.ti.com/solution/body-control-module-bcm)
- [HVAC Control](https://www.ti.com/solution/automotive-hvac-control-module)
- [Automotive Lighting](https://www.ti.com/solution/automotive-headlight)
- [HEV/EV Battery Management System \(BMS\)](https://www.ti.com/solution/400-v-battery-pack-passive-balancing)
- [Gasoline](https://www.ti.com/solution/gasoline-engine) and [Diesel Engine](https://www.ti.com/solution/diesel-engine)
- [Vehicle Control Unit \(VCU\)](https://www.ti.com/solution/vehicle-control-unit-vcu)
- [Programmable Logic Controller \(PLC\)](https://www.ti.com/solution/digital-output-module)

3 Description

The DRV81602-Q1 is an eight channel low-side and high-side switch with integrated protection and diagnostics. It is designed to control relays, LEDs, Lamps and motors in automotive and industrial applications.

A serial peripheral interface (SPI) with daisy chain capability is utilized for control and diagnosis of the loads as well as of the device. Two input pins with mapping functionality are available for direct control of the outputs. The device supports Limp Home mode for fail-safe activation. Integrated PWM generators enable driving LEDs, and bulb inrush mode enables driving loads with large capacitance.

The DRV81602-Q1 supports various protection features such as undervoltage, overvoltage, short circuit and open load detection. High level of integration with embedded protection and diagnostic features make the DRV81602-Q1 an ideal choice for automotive body and powertrain applications.

Device Information

(1) For more information, see [Section 10.](#page-45-0)

(2) The package size (length × width) is a nominal value and includes pins, where applicable.

Table of Contents

4 Device Comparison

The number of low-side, high-side and configurable channels in each device of the DRV81xxx-Q1 family is shown in Table 4-1 -

Table 4-1. Device Comparison

5 Pin Configuration and Functions

Table 5-1. Pin Functions (continued)

I = Input, O = Output, I/O = Input or Output, G = Ground, P = Power.

6 Specifications

6.1 Absolute Maximum Ratings

• *The short circuit protection feature does not support short inductance < 1 μH above 28 V.*

- *Load dump is for a duration of* t_{on} *= 400 ms;* t_{on}/t_{off} *= 10%; limited to 100 pulses.*
- *For reverse polarity, T^J (0) = 25 °C, t ≤ 2 min, RL = 70 Ω on all channels. Device is mounted on a FR4 2s2p board according to JEDEC JESD51-2,-5,-7 at natural convection; the Product (Chip+Package) was simulated on a 76.2 *114.3 *1.5 mm board with 2 inner copper layers (2 * 70 μm Cu, 2 * 35 μm Cu). Where applicable a thermal via array under the exposed pad contacted the first inner copper layer.*
- *For maximum energy dissipation, pulse shape represents inductive switch off:* $I_L(t) = I_L(0) \times (1 t / t_{\text{pulse}})$ *; 0 < t < tpulse*.
- *Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute Maximum Ratings do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If used outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.*
- *Fault conditions are considered as "outside" normal operating range.*

6.2 ESD Ratings

(1) *AEC Q100-002 indicates HBM stressing is done in accordance with the ANSI/ESDA/JEDEC JS-001 specification.*

6.3 Recommended Operating Conditions

Over operating free-air temperature range (unless otherwise noted)

6.4 Thermal Information

6.5 Electrical Characteristics

V_{DD} = 3 V to 5.5 V, V_M = 4 V to 40 V, T_J = -40 °C to +150 °C (unless otherwise noted)

Typical values: V_{DD} = 5 V, V_M = 13.5 V, T_J = 25 °C

6.5.1 SPI Timing Requirements

• Not subject to production test, guaranteed by design

7 Detailed Description

7.1 Overview

The DRV81602-Q1 is an eight channel low-side and high-side switch providing integrated protection and diagnostic functions. The output stages incorporate two low-side and six auto-configurable high-side or low-side switches (typical R_{DS(ON)} at T」 = 25 °C is 630 mΩ). The power transistors are built by N-channel MOSFETs with one charge pump for auto-configurable and high-side channels.

The auto-configurable switches can be utilized in high-side or low-side configuration by connecting the load accordingly. Protection and diagnosis functions adjust automatically to the hardware configuration. Driving a load from high-side offers the possibility to perform Open Load at ON diagnosis.

The 16-bit serial peripheral interface (SPI) is utilized to control and diagnose the device and the loads. The SPI interface provides daisy chain support in order to connect multiple devices (also devices with 8 bit SPI) in one SPI chain by using the same microcontroller pins. The SPI feature, including the possibility to program the device, is available only when the digital power supply is present.

The device is designed for low supply voltage operation. It can keep its state at low battery voltage (V_M \geq 3 V).

The device is equipped with two input pins that are connected to two configurable outputs, making them controllable even when the digital supply voltage is not available. With the Input Mapping feature, it is possible to connect the input pins to different outputs, or assign more outputs to the same input pin. In this case more channels can be controlled with one input signal.

In Limp Home mode, the input pins are directly routed to channels 2 and 3. When nSLEEP pin is logic low, it is possible to activate the two channels using the input pins independently from the presence of the digital supply voltage.

The device provides diagnosis of the load via Open Load in ON and OFF state, and short circuit detection. For Open Load in OFF state detection, an internal current source I_{Ω} can be activated via SPI.

Each output stage is protected against short circuit. In case of Overcurrent, the affected channel switches OFF when the Overcurrent Detection threshold is reached and can be reactivated via SPI. In Limp Home mode operation, the channels connected to an input pin set to logic high restart automatically after Output Restart time is elapsed. Temperature sensors are available for each channel to protect the device against Over Temperature.

7.2 Functional Block Diagram

Figure 7-1. DRV81602-Q1 Functional Block Diagram

7.3 Feature Description

7.3.1 Control Pins

The device has three pins (IN0, IN1 and nSLEEP) to control the device directly without using SPI.

7.3.1.1 Input Pins

The device has two input pins. Each input pin is connected by default to one channel (IN0 to channel 2, IN1 to channel 3). Input Mapping Registers MAP0 and MAP1 can be programmed to connect additional or different channels to each input pin, as shown in Figure 7-2. The signals driving the channels are an OR combination between EN register status, PWM generators (according to PWM generator Output Mapping status), IN0 and IN1 (according to Input Mapping registers status).

Figure 7-2. Input Mapping

The logic level of the input pins can be monitored via the Input Status Monitor Register (INST). The Input Status Monitor is operational also when the device is in Limp Home mode. If one of the Input pins is set to logic high and the nSLEEP pin is set to logic low, the device switches into Limp Home mode and activates the channel mapped by default to the input pins.

7.3.1.2 nSLEEP Pin

The nSLEEP pin is used to bring the device into Sleep mode operation when it is set to logic low and all input pins are also set to logic low. When nSLEEP pin is set to logic low while one of the input pins is set to logic high, the device enters Limp Home mode.

To ensure a proper mode transition, nSLEEP pin must be set for at least t_{12S} (transition from logic high to logic low) or t_{S2I} (transition from logic low to logic high).

Setting the nSLEEP pin to logic low results in:

- All registers in the SPI are reset to default values.
- V_{DD} and V_M Undervoltage detection circuits are disabled to decrease current consumption (if both inputs are set to logic low).
- No SPI communication is allowed (SDO pin remains in high impedance also when nSCS pin is set to logic low) if both input pins are set to logic low.

7.3.2 Power Supply

The DRV81602-Q1 is supplied by two supply voltages:

- V_M (analog supply voltage used also for the logic)
- V_{DD} (digital supply voltage)

The V_M supply line is connected to a battery feed and used, in combination with V_{DD} supply, for the driving circuitry of the power stages. In situations where V_M voltage drops below V_{DD} voltage (for example during cranking events down to 3 V), an increased current consumption may be observed at VDD pin. V_M and V_{DD} supply voltages have an undervoltage detection circuit.

An undervoltage on both V_M and V_{DD} supply voltages prevents the activation of the power stages and any SPI communication (the SPI registers are reset)

- An undervoltage on V_{DD} supply prevents any SPI communication. SPI read/write registers are reset to default values.
- An undervoltage on V_M supply forces the device to drain all needed current for the logic from V_{DD} supply. All channels are disabled, and are enabled again as soon as $V_M \geq V_M$ op.

The image below shows a basic concept drawing of the interaction between supply pins V_M and V_{DD} , the output stage drivers and SDO supply line.

Figure 7-3. Internal Power Supply Architecture

When 3 V \leq V_M \leq V_{MDIFF}, the device operates in Cranking Operative Range (COR). In this condition, the current consumption from VDD pin increases while it decreases from VM pin. Total current consumption remains within the specified limits.

[Figure 7-4](#page-17-0) shows the voltage levels at VM pin where the device goes in and out of COR. During the transition to and from COR, I_{VM} and I_{VDD} change between values defined for normal operation and for COR operation. The sum of both current remains within limits specified in [Section 6.5.](#page-7-0)

When $V_{M_UVLO} \le V_M \le V_{M_OP}$, it may be not possible to switch ON a channel that was previously OFF. All channels that are already ON keep their state unless they are switched OFF via SPI or via IN pins. An overview of channel behavior according to different V_M and V_{DD} supply voltages is shown in Table 7-2, Table 7-3 and Table 7-4 (the tables are valid after a successful power-up).

Table 7-4. SPI registers and SPI communication as function of V_M and V_{DD}

7.3.2.1 Modes of Operation

The device has the following operation modes:

Sleep mode

- Idle mode
- Active mode
- Limp Home mode

The transition between operation modes is determined according to following levels and states:

- nSLEEP pin logic level
- INx pins logic level
- **ENx bits state**
- ACT bit state
- EN_PWM0 and EN_PWM1 bits state

The state diagram including the possible transitions is shown in Figure 7-5. The behaviour of the device as well as some parameters may change according to the operation mode of the device. Also, due to the undervoltage detection circuitry, some changes within the same operation mode can be seen.

Figure 7-5. Mode of Operation State Diagram

The operation mode of the device can be observed by:

- Status of output channels
- Status of SPI registers
- Current consumption at VDD pin (I_{VDD})
- Current consumption at VM pin (I_{VM})

The default operation mode to switch ON the loads is Active mode. If the device is not in Active mode and a request to switch ON one or more outputs comes (via SPI or via Input pins), it will switch into Active or Limp Home mode, according to nSLEEP pin status.

The channel turn-ON time is as defined by parameter t_{ON} when the device is in Active mode or in Limp Home mode. In all other cases, it is necessary to add the transition time required to reach one of the two aforementioned Power Supply modes (as shown in [Figure 7-6\)](#page-19-0).

Figure 7-6. Mode Transition Timing

Table 7-5 shows the correlation between device operation modes, $\rm V_M$ and $\rm V_{DD}$ supply voltages, and state of the most important functions (channel control, SPI communication and SPI registers).

7.3.2.1.1 Power-up

The Power-up condition is satisfied when one of the supply voltages (V_M or V_{DD}) is applied to the device and the INx or nSLEEP pins are set to logic high. If V_M is above the threshold V_M_{OP} or if V_{DD} is above the UVLO threshold, the internal power-on signal is set.

7.3.2.1.2 Sleep mode

When the device is in Sleep mode, all outputs are OFF and the SPI registers are reset, independently from the supply voltages. The current consumption is minimum.

7.3.2.1.3 Idle mode

In Idle mode, the current consumption of the device can reach the limits given by parameters $I_{VDD-1DLE}$ and $I_{VM\ IDLE}$, or by parameter I_{IDLE} for the whole device.

- The internal voltage regulator is working in this mode.
- Diagnosis functions are not available.
- The output channels are switched OFF, independently from the supply voltages.
- When V_{DD} is available, the SPI registers are working and SPI communication is possible.
- In Idle mode the ERRx bits are not cleared for functional safety reasons.

7.3.2.1.4 Active mode

Active mode is the normal operation mode of the device when no Limp Home condition is set and it is necessary to drive some or all loads. Voltage levels of V_{DD} and V_M influence the behavior as described in [Table 7-5](#page-19-0). Device current consumption is specified with $I_{VDD=ACT}$ and $I_{VM=ACT}$ (I_{ACT} for the whole device).

The device enters Active mode when nSLEEP pin is set to logic high and one of the input pins is set to logic high or one ENx bit is set to 1b

- If ACT bit is set to 0b, the device returns to Idle mode as soon as all inputs pins are set to logic low and ENx bits are set to 0b.
- If ACT is set to 1b, the device remains in Active mode independently of the status of input pins and ENx bits.
- An undervoltage condition on V_{DD} supply brings the device into Idle mode, if all input pins are set to logic low.

Even if the registers MAP0 and MAP1 are both set to 00H but one of the input pins INx is set to logic high, the device goes into Active mode.

7.3.2.1.5 Limp Home mode

The device enters Limp Home mode when nSLEEP pin is logic low and one of the input pins is set to logic high, switching ON the channel connected to it. SPI communication is possible but only in read-only mode (SPI registers can be read but cannot be written). EEP pin is set to logic high and one of the input pins is set to logic high
sto Idle mode as soon as all inputs pins are set to logic low and ENx
in Active mode independently of the status of input pins and ENx bits.
Deply

- UVRVM is set to 1b
- MODE bits are set to 01b (Limp Home mode)
- TER bit is set to 1b on the first SPI command after entering Limp Home mode. Afterwards it works normally.
- OLON and OLOFF bits are set to 0b
- ERRx bits work normally
- OSMx bits can be read and work normally
- All other registers are set to their default value and cannot be programmed as long as the device is in Limp Home mode

See [Table 7-3](#page-17-0) for a detailed overview of supply voltage conditions required to switch ON channels 2 and 3 during Limp Home. All other channels are OFF.

A transmission of SPI commands during transition from Active to Limp Home mode or Limp Home to Active mode may result in undefined SPI responses.

7.3.2.2 Reset condition

One of the following three conditions resets the SPI registers to the default value:

- V_{DD} is not present or below the undervoltage threshold V_{DD} UVLO
- nSLEEP pin is set to logic low
- A reset command (RST set to 1b) is executed
	- ERRx bits are not cleared by a reset command (for functional safety)
	- UVRVM bit is cleared by a reset command

In particular, all channels are switched OFF (if there are no input pin set to logic high) and the Input Mapping configuration is reset.

7.3.3 Power Stage

The DRV81602-Q1 is an eight channels configurable, low-side, switch. The power stages are built by N-channel MOSFETs. The ON-state resistance $R_{DS(ON)}$ depends on the supply voltage as well as the junction temperature TJ .

There are six auto-configurable channels which can be used either as low-side or as high-side switches. They adjust the diagnostic and protective functions according to their potential at drain and source automatically. For these channels a charge pump is connected to the output MOSFET gate.

In high-side configuration, the load is connected between ground and source of the FET (pins OUTx S , n = 2...7) . The drains of the FETs (OUTx_D, with "x" equal to the configurable channel number) can be connected to any potential between ground and VM. When the drain is connected to VM , the channel behaves like an high-side switch.

In low-side configuration, the source of the power transistors must be connected to GND pin potential (either directly or through a reverse current blocking diode).

The configuration can be chosen for each of these channels individually, therefore it is feasible to connect one or more channels in low-side configuration, while the remaining auto-configurable are used as high-side switches.

7.3.3.1 Switching Resistive Loads

When switching resistive loads the following switching times and slew rates should be considered.

Figure 7-7. Switching a Resistive Load

7.3.3.2 Inductive Output Clamp

When switching off inductive loads, the voltage across the power switch rises to V_{DSCL} potential, because the inductance intends to continue driving the current. The voltage at output pins is not allowed to go below V_{OUT-S} . The voltage clamping is necessary to prevent device damage.

The following figures show drawings of the clamp implementation. The maximum allowed load inductance is limited. The clamping structure protects the device in all operative modes (Sleep, Idle, Active, Limp Home).

Figure 7-8. Output Clamp for low-side channel

Figure 7-9. Output Clamp for auto-configurable channel

7.3.3.3 Maximum Load Inductance

During demagnetization of inductive loads, magnetic energy is dissipated in the DRV81602-Q1. Equation 1 shows how to calculate the energy for low-side switches, while Equation 2 can be used for high-side switches (auto-configurable switches can use all equations, depending on the load position):

$$
E = V_{DS_CL} \times \left[\frac{V_M - V_{DS_CL}}{R_L} \times \ln\left(1 - \frac{R_L \times I_L}{V_M - V_{DS_CL}}\right) + I_L \right] \times \frac{L}{R_L}
$$
(1)

$$
E = (V_M - V_{OUTS_CL}) \times \left[\frac{V_{OUTS_CL}}{R_L} \times \ln\left(1 - \frac{R_L \times I_L}{V_{OUTS_CL}}\right) + I_L \right] \times \frac{L}{R_L}
$$
(2)

The maximum energy, which is converted into heat, is limited by the thermal design of the component. The E_{AR} value provided in [Section 6.5](#page-7-0) assumes that all channels can dissipate the same energy when the inductances connected to the outputs are demagnetized at the same time.

7.3.3.4 Reverse Current Behavior

During reverse current (V_{OUTx_S} > V_{OUTx_D}) in high-side configuration or (V_{OUTx} > V_{Mx}), the affected channels stay in ON or in OFF state. Furthermore, during applied reverse currents the ERRx bit can be set if the channel is in ON state and the over temperature threshold is reached.

The general functionality (switch ON and OFF, protection, diagnostic) of unaffected channels is not influenced by reverse currents applied to other channels. Parameter deviations are possible especially for the following ones (Over Temperature protection is not influenced):

- Switching capability: t_{ON} , t_{OFF} , SR_{ON}, SR_{OFF}
- Protection: I_L _{OCP0}, I_L _{OCP1}
- Diagnostic: $\overline{V}_{DS\ OL}$, $\overline{V}_{OUT\ OL}$, $V_{OUT\ S\ OL}$, $I_L\ O L$

Reliability in Limp Home condition for the unaffected channels is unchanged.

Note

No protection mechanism like temperature protection or over load protection is active during applied reverse currents. Reverse currents cause power losses inside the FET, which increase the overall device temperature. This could lead to a switch OFF of unaffected channels due to Over Temperature.

7.3.3.5 Switching Channels in parallel

In case of a short circuit with channels in parallel, it may happen that the two channels switch OFF asynchronously, therefore bringing an additional thermal stress to the channel that switches OFF last. In order to avoid this condition, it is possible to configure in the SPI registers the parallel operation of two neighbour channels (using PAR bits). When operating in this mode, the fastest channel to react to an OverLoad or Over Temperature condition will deactivate also the other channel. The inductive energy that two parallel channels can handle is lower than twice the single channel energy. It is possible to synchronize the following couple of channels together: **Product Follows: Product Follows: Product Follows: Note that the control in the manufacted channels is uncher the manufacted channels is uncher the manufacted of the manufacted of the manufacted of the manufacted**

- channel 0 and channel $2 \rightarrow PAR0$ set to 1b
- channel 1 and channel $3 \rightarrow PAR1$ set to 1b
- channel 4 and channel $6 \rightarrow PAR2$ set to 1b
- channel 5 and channel $7 \rightarrow PAR3$ set to 1b

The synchronization bits influence only how the channels react to Overcurrent or Over Temperature conditions. Synchronized channels have to be switched ON and OFF individually by the microcontroller.

7.3.3.6 Bulb Inrush Mode (BIM)

Sometimes one or more of the outputs of the device need to drive capacitive loads such as lamps or electronic loads. In such scenarios, after the switch is turned ON, the inrush current can reach the overload current threshold, thereby latching the channel OFF. In normal operation the device waits until the microcontroller sends an SPI command to clear the latches (CLRx bits) allowing the channel to turn ON again. Usually this delay is too long to start up the capacitive load.

If the corresponding bit BIMx is set to 1b, in case the channel reaches the overload current threshold or the overtemperature threshold and latches OFF, it restarts automatically after a time t_{INRUSH} , allowing the load to go out of the inrush phase. A time diagram is shown in [Figure 7-10](#page-24-0). As shown, the counter starts when the channel is switched ON. Every channel switch OFF (independently from the entity controlling the channel) resets the bit BIMx to 0b.

While BIMx bits are set to 1b, ERRx bits may be also set to 1b but this doesn't latch the channel OFF.

An internal timer sets the BIMx bits back to 0b after 40 ms (parameter t_{BIM}) to prevent an excessive thermal stress to the channel, especially in case of short circuit at the output.

The device allows a per-channel selection of Bulb Inrush Mode (BIM) in order to be flexible without any reliability risk.

Figure 7-10. Bulb Inrush Mode (BIM) operation

7.3.3.7 Integrated PWM Generator

The device has two independent integrated PWM generators. Each PWM generator can be assigned to one or more channels, and can be programmed with a different duty cycle and frequency.

Both PWM generators refer to a base frequency f_{INT} generated by an internal oscillator. This base frequency can be adjusted using FPWM bits as described below.

Table 7-6. FPWM Settings

Table 7-6. FPWM Settings (continued)

For each PWM generator, four parameters can be set:

- Duty cycle (bits DC0 for PWM Generator 0)
	- 8 bits are available to achieve 0.39% duty cycle resolution
	- When the micro-controller programs a new duty cycle, the PWM generator waits until the previous cycleis completed before using the new duty cycle (this happens also when the duty cycle is either 0% or100% the new duty cycle is taken with the next PWM cycle)
	- The maximum duty cycle achievable is 99.61% (DC0 set to 11111111b). It is possible toachieve 100% by setting FREQ0 to 11b.
- Frequency (bits FREQ0, FREQ1, FCTR0 and FCTR1 select the divider for f_{INT} to achieve the needed duty cycle)

Table 7-7. PWM Frequency Selection for PWM generator 0

Table 7-8. PWM Frequency Selection for PWM generator 1

• Channel output control and mapping registers PWM_OUT and MAP_PWM

– Any channel can be mapped to each PWM Generator

– Together with 2 parallel input it is possible to have 4 independent PWM groups of channels with loweffort from the point of view of micro-controller resources and SPI data traffic.

[Figure 7-11](#page-26-0) expands the concept shown in adding the PWM Generators.

Figure 7-11. PWM Generator Mapping

7.3.4 Protection and Diagnostics

The device supports multiple protection features, discussed in detail in the subsequent sections. The SPI interface provides diagnosis information about the device and the load status. Each channel diagnosis information is independent from other channels. An error condition on one channel has no influence on the diagnostic of other channels in the device (unless configured to work in parallel, see [Section 7.3.3.5](#page-23-0) for more details).

7.3.4.1 Undervoltage on V_M

Between V_{M_UVLO} and V_{MOP} the undervoltage mechanism is triggered. If the device is operating and the supply voltage drops below the undervoltage threshold V_M _{UVLO}, the logic sets the bit UVRVM to 1b. As soon as the supply voltage V_M is above the minimum voltage operating threshold V_{M OP}, the bit UVRVM is set to 0b after the first Standard Diagnosis readout. Undervoltage condition on VM influences the status of the channels, as described in [Section 7.3.2.](#page-15-0) [Figure 7-12](#page-27-0) shows the undervoltage behavior. **Product Folder Links:** *[DRV81602-Q1](https://www.ti.com/product/drv81602-q1?qgpn=drv81602-q1)*

Product Folder Endington Condition on the condition of the best state of the product Folder SPI and

The about the device and the logical state of the product Folder Condition

Dublin

Figure 7-12. V_M Undervoltage Behavior

7.3.4.2 Overcurrent Protection

The device is protected in case of overcurrent or short circuit of the load. There are two overcurrent thresholds (see Figure 7-13):

- I_L _{OCP0} between channel switch ON and t_{OCPIN}
- I_L OCP1 after t_{OCPIN}

The values of I_{L OCP0} and I_{L OCP1} depend on the OCP bit. Every time the channel is switched OFF for a time longer than 2 $*$ t_{SYNC} the over load current threshold is set back to I_L _{OCP0}.

Figure 7-13. Overcurrent Threshold

In case the load current is higher than I_L_{OCP0} or I_L_{OCP1} , after time t_{OFF_OCP} the over loaded channel is switched OFF and the diagnosis bit ERRx is set. The channel can be switched ON after clearing the protection latch by setting the corresponding CLRx bit to 1b. This bit is set back to 0b internally after de-latching the channel. Please refer to [Figure 7-14](#page-28-0) for details.

Figure 7-14. Latch OFF at Overcurrent

7.3.4.3 Over Temperature Protection

A temperature sensor is integrated for each channel, causing an overheated channel to switch OFF to prevent destruction. The according diagnosis bit ERRx is set (combined with Over Load protection). The channel can be switched ON after clearing the protection latch by setting the corresponding CLRx bit to 1b. This bit is set back to 0b internally after de-latching the channel. **B**
 a c 7-14. Latch OFF at Overcurrent
 **action Contained Constrained Constrained Constrained Constrained Constrained Constrained Constrained With Over Load protection). The channel can be

ADVANCE INTERNATION**

7.3.4.4 Over Temperature Warning

If the die temperature exceeds the trip point of the overtemperature warning (T_{OTW}) , the OTW bit is set in the SPI register. The device performs no additional action and continues to function.

When the die temperature falls below the hysteresis point (T_{HYS_OTW}) of the overtemperature warning, the OTW bit clears automatically.

7.3.4.5 Over Temperature and Overcurrent Protection in Limp Home mode

When the device is in Limp Home mode, channels 2 and 3 can be switched ON using the input pins. In case of Overcurrent, Short Circuit or Over Temperature the channels switch OFF. If the input pins remain logic high, the channels restart with the following timings:

- 10 ms (first 8 retries)
- 20 ms (following 8 retries)
- 40 ms (following 8 retries)
- 80 ms (as long as the input pin remains logic high and the error is still present)

If at any time the input pin is set to logic low for longer than $2*t_{\text{SYNC}}$, the restart timer is reset. At the next channel activation while in Limp Home mode the timer starts from 10 ms again. See [Figure 7-15](#page-29-0) for details. Overcurrent thresholds behave as described in [Section 7.3.4.2.](#page-27-0)

Figure 7-15. Restart Timer in Limp Home

7.3.4.6 Reverse Polarity Protection

In Reverse Polarity (also known as Reverse Battery) condition, power dissipation is caused by the body diode of each FET (for Low-Side channels and for auto-configurable channels used as Low-Side switches), while auto-configurable channels used as High-Side switches are turned on to reduce power loss. Each ESD diode of the logic and supply pins contributes to total power dissipation. The reverse current through the channels has to be limited by the connected loads. The current through digital power supply (VDD) and input pins has to be limited as well (please refer to [Section 6.1\)](#page-5-0). **Product Follows: Constanting (also known as Reverse Battery) condition, power

and to-configurable channels and for auto-configurable channels

and to-configurable channels used as High-Side switches are turned on

th**

Note

No protection mechanism like temperature protection or current limitation is active during reverse polarity.

7.3.4.7 Over Voltage Protection

In the case of supply voltages between V_{MSC} and V_{MLD} the output MOSFETs are still operational and follow the input pins or the EN bits.

In addition to the output clamp for inductive loads as described in [Section 7.3.3.2](#page-21-0), there is a clamp mechanism available for over voltage protection for the logic and all channels, monitoring the voltage between VM and GND pins $(V_{M.AZ}).$

7.3.4.8 Output Status Monitor

The device compares each channel V_{DS} with V_{OSM} (for low-side switch configuration), V_{OUT} _S with V_{OSM} (for high-side switch configuration) and sets the corresponding OSMx bits accordingly. The bits are updated every time OSM register is read.

- $\rm V_{DS}$ < $\rm V_{OSM}$ \rightarrow OSMx = 1b (low-side switch configuration)
- V_{OUT_S} > V_{OSM} \rightarrow OSMx = 1b (high-side switch configuration)

A diagnosis current I_{OL} in parallel to the power switch can be enabled by programming the IOLx bit, which can be used for Open Load at OFF detection. Each channel has its dedicated diagnosis current source. If the diagnosis current I_{OL} is enabled or if the channel changes state (ON \rightarrow OFF or OFF \rightarrow ON) it is necessary to wait a time t_{OSM} for a reliable diagnosis. Enabling I_{OL} current sources increases the current consumption of the device. Even if an Open Load is detected, the channel is not latched OFF.

See [Figure 7-16](#page-30-0) for a timing overview (the values of IOLx refer to a channel in normal operation properly connected to the load).

Figure 7-16. Output Status Monitor timing

Output Status Monitor diagnostic is available when $V_M = V_M$ NOR and $V_{DD} \ge V_{DD}$ UVLO.

Due to the fact that Output Status Monitor checks the voltage level at the outputs in real time, for Open Load in OFF diagnostic it is necessary to synchronize the reading of OSM register with the OFF state of the channels.

The following figures show how Output Status Monitor is implemented at concept level.

Figure 7-17. Output Status Monitor - Low-side Channels

Figure 7-18. Output Status Monitor - Auto-configurable Channel as High-side

Figure 7-19. Output Status Monitor - Auto-configurable Channel as Low-side

In Standard Diagnosis the bit OLOFF represents the OR combination of all OSMx bits for all channels in OFF state which have the corresponding current source I_{Ω} activated.

When the DISOL bit is 1b, open load detection is disabled by disabling all the I_{OL} current sources.

7.3.4.9 Open Load Detection in ON State

Each high-side switch and auto-configurable channels used as high-side switch can detect Open Load at ON state, which can be controlled by programming the EN_OLON bits. Open Load at ON feature is not active by default after a reset. The device compares I_L _{Sx} with I_L _{OL} and sets the OLONx bits accordingly:

 I_{L-Sx} < I_{L-OL} \rightarrow OLONx = 1b if V_{OUTX-S} > $V_{OUT-S-OL}$

7.3.4.9.1 Open Load at ON - direct channel diagnosis

When EN_OLON bits are programmed for a specific channel (0010b to 0111b), the internal multiplexer checks for Open Load at ON condition for the selected channel. It is recommended that the channel is ON for at least t_{ON} before activating the diagnosis. After a time t_{OI} $_{ONSET}$ the corresponding OLONx bit for the selected channel is available. All the other bits in the OLONx register are set to default (0b). The bits are updated every time the register is read.

When a channel is selected, the corresponding OLONx bit content is also shown in the Standard Diagnosis (bit OLON). In case of several register readouts in sequence, the register content is updated at every read request from microcontroller.

7.3.4.9.2 Open Load at ON - diagnosis loop

When EN OLON bits are programmed with the value 1010b, the device starts a diagnosis loop where all auto-configurable (when used as high-side switches) channels are checked for Open Load at ON. First the internal logic checks all channels which are directly driven by the micro-controller and not configured to be driven by the internal PWM generator, then the internal logic checks all channels which are configured to be driven by the internal PWM generator. **Example 19**
 **Example 1997 Figure 7-19. Output Status Monitor - Auto-configure

state which have the corresponding current source l_{ot} activated.

The State which have the corresponding current source l_{ot} activated.
**

- Diagnosis sequence for channels driven directly by the micro-controller
	- $-$ First channel checked: channel 2. It is recommended that the channels are ON at least t_{ON} before enabling the diagnosis loop.
	- $-$ After a time t_{OLONSET} + t_{SYNC} the diagnosis for the first channel is completed (OLONx bit is updated)
	- $-$ The internal multiplexer is set to the next channel. After a time $t_{OLONSW} + t_{SYNC}$ the diagnosis is completed (OLONx bit is updated) for the selected channel. This step is repeated for all remaining directly driven channels.
	- If one channel is OFF when the diagnosis is performed, the corresponding OLONx is set to 0b

- Diagnosis sequence for channels driven by the internal PWM Generators
	- These channels are checked only after all channels directly driven by micro-controller are checked
	- Channels mapped to PWM Generator 0 are checked first
	- $-$ After a time t_{OLONSET} the channel activation (switch ON) is the trigger event to perform Open Load at ON diagnosis for the first channel
	- $-$ After a time t_{ONMAX} + t_{OLONSW} the diagnosis for the first channel is completed (OLONx bit is updated)
	- $-$ The internal multiplexer is set to the next channel. After a time t_{OLONSW} the diagnosis is completed (OLONx bit is updated) for the currently selected channel. This step is repeated for all remaining PWM generator driven channels.
	- If the channel is in OFF state during the PWM period, the internal logic waits for the ON state to perform the diagnosis. After a time $t_{ONMAX} + t_{OLONSW}$ the diagnosis for that channel is completed.
	- The minimum ON time for a reliable diagnosis is $> t_{OMMAX} + t_{OLONSW}$. If the ON time is $< t_{OMMAX} + t_{OLONSW}$ the corresponding OLONx is set to 0b.

When the loop finishes, EN OLON bits are set back to 1111b (default value) and OLONx bits save the last diagnosis loop result. It is necessary to start another diagnosis loop to update the register content.

7.3.4.9.3 OLON bit

The OLON bit can assume the following values:

- 0b = no Open Load at ON state detected, or the channel is OFF when the diagnosis is performed
- 1b = Open Load at ON state detected

According to the setting of EN_OLON, different information are reported in the Standard Diagnosis.

- EN OLON set to 0010b to 0111b : The OLON bit shows the Open Load at ON state diagnosis performed on the selected channel. The information is updated at every Standard Diagnosis readout.
- EN OLON set to 1010b : the OLON bit shows the OR combination of all bits in OLONx register. The information is updated while the diagnosis loop is running.
- EN_OLON set to 1111b : the OLON bit shows the result of the latest diagnosis loop performed. It is necessary to start another diagnosis loop to update the information.
- EN_OLON set to any other value: The OLON bit is set to 0b. These values of EN_OLON bits are reserved and should not be used in the application.

7.3.5 SPI Communication

The serial peripheral interface (SPI) is a full duplex synchronous serial follower interface, which uses four lines: SDO, SDI, SCLK and nSCS. Data is transferred by the lines SDI and SDO at the rate given by SCLK. The falling edge of nSCS indicates the beginning of an access. Data is sampled in on line SDI at the falling edge of SCLK and shifted out on line SDO at the rising edge of SCLK. Each access must be terminated by a rising edge of nSCS. are set back to 1111b (default value) and OLONx bits save the last
art another diagnosis loop to update the register content.
Bules:
ed., or the channel is OFF when the diagnosis is performed
one contrinformation are repor

A modulo 8/16 counter ensures that data is taken only when a multiple of 8 bit has been transferred after the first 16 bits. Otherwise a TER bit is asserted. In this way the interface provides daisy chain capability with 16 bit as well as with 8 bit SPI devices.

7.3.5.1 SPI Signal Description

7.3.5.1.1 Chip Select (nSCS)

The microcontroller selects the device by means of the nSCS pin. Whenever the pin is in logic low state, data transfer can take place. When nSCS is in logic high state, any signals at the SCLK and SDI pins are ignored and SDO is forced into a high impedance state.

7.3.5.1.1.1 Logic high to logic low Transition

The requested information is transferred into the shift register.

- SDO changes from high impedance state to logic high or logic low state depending on the logic OR combination between the transmission error flag (TER) and the signal level at pin SDI. This allows to detect a faulty transmission even in daisy chain configuration.
- If the device is in Sleep mode, SDO pin remains in high impedance state and no SPI transmission occurs.

7.3.5.1.1.2 Logic low to logic high Transition

- Command decoding is only done, when after the falling edge of nSCS exactly a multiple (1, 2, 3, ...) of eight SCLK signals have been detected after the first 16 SCLK pulses. In case of faulty transmission, the transmission error bit (TER) is set and the command is ignored.
- Data from shift register is transferred into the addressed register.

7.3.5.1.2 Serial Clock (SCLK)

This input pin clocks the internal shift register. The serial input (SDI) transfers data into the shift register on the falling edge of SCLK while the serial output (SDO) shifts diagnostic information out on the rising edge of the serial clock. It is essential that the SCLK pin is in logic low state whenever chip select nSCS makes any transition, otherwise the command may be not accepted.

7.3.5.1.3 Serial Input (SDI)

Serial input data bits are shift-in at this pin, the most significant bit first. SDI information is read on the falling edge of SCLK. The input data consists of two parts, control bits followed by data bits.

7.3.5.1.4 Serial Output (SDO)

Data is shifted out serially at this pin, the most significant bit first. SDO is in high impedance state until the nSCS pin goes to logic low state. New data appears at the SDO pin following the rising edge of SCLK.

7.3.5.2 Daisy Chain Capability

The SPI provides daisy chain capability. In this configuration several devices are activated by the same nSCS signal MCSN. The SDI line of one device is connected with the SDO line of another device, in order to build a chain. The end of the chain is connected to the output and input of the master device, MO and MI respectively. The leader device provides the clock MCLK which is connected to the SCLK line of each device in the chain.

In the SPI block of each device, there is one shift register where each bit from SDI line is shifted in each SCLK. The bit shifted out occurs at the SDO pin. After sixteen SCLK cycles, the data transfer for one device is finished.

In single chip configuration, the nSCS line must turn logic high to make the device acknowledge the transferred data. In daisy chain configuration, the data shifted out at device 1 has been shifted in to device 2. When using three devices in daisy chain, several multiples of 8 bits have to be shifted through the devices (depending on how many devices with 8 bit SPI and how many with 16 bit SPI). After that, the MCSN line must turn logic high.

7.3.5.3 SPI Protocol

The relationship between SDI and SDO content during SPI communication is shown in Figure 7-20. SDI line represents the frame sent from the microcontroller and SDO line is the answer provided by the device.

Figure 7-20. Relationship between SDI and SDO during SPI communication

The SPI protocol provides the answer to a command frame only with the next transmission triggered by the microcontroller. Although the biggest majority of commands and frames implemented in the device can be decoded without the knowledge of what happened before, it is advisable to consider what the microcontroller sent in the previous transmission to decode the response frame completely. The sequence of commands to read and write the content of a register looks as follows: **Example 12**

The senial clock. It is essential that the SCLK pin is in logic low state

12.3.5.1.3.5erial imput (500)

Serial imput (500)

Serial imput (500)

Serial imput (500)

Serial imput (500)

Data is shifted out s

Figure 7-21. Register content sent back to microcontroller

There are 3 special situations where the frame sent back to the microcontroller is not related directly to the previous received frame:

- In case an error in transmission happened during the previous frame (for instance, the clock pulses were not multiple of 8 with a minimum of 16 bits), shown below.
- When the logic supply comes out of Power-On reset condition or after a Software Reset, as shown below.
- In case of command syntax errors
	- write command starting with 11b instead of 10b
	- read command starting with 00b instead of 01b
	- read or write commands on registers which are reserved or not used

Figure 7-22. Response after a error in transmission

Figure 7-23. Response after coming out of Power-On reset at V_{DD}

A summary of all possible SPI commands is presented below, including the answer that the device sends back at the next transmission.

Table 7-9. SPI Command summary (continued)

"p" = address bits for ADDR0 field, "q" = address bit for ADDR1 field, "r" = register content, "d" = diagnostic bit

7.3.5.4 SPI Registers

All registers except PWM0 and PWM1 have the following structure -

PWM0 and PWM1 registers have the following structure -

All registers with addresses not mentioned in subsequent sections have to be considered as reserved. Read operations performed on those registers return the Standard Diagnosis. The column Default indicates the content of the register (8 bits) after a reset.

7.3.5.4.1 Standard Diagnosis Register

• **Table 7-10. Standard Diagnosis Register**

Table 7-11. Standard Diagnosis Register Description

7.3.5.4.2 Output control register

Table 7-12. Output Control Register

Table 7-13. Output Control Register Description

7.3.5.4.3 Bulb Inrush Mode Register

Table 7-14. Bulb Inrush Mode Register

Table 7-15. Bulb Inrush Mode Register Description

7.3.5.4.4 Input 0 Mapping Register

Table 7-16. Input 0 Mapping Register

Table 7-17. Input 0 Mapping Register Description

7.3.5.4.5 Input 1 Mapping Register

Table 7-18. Input 1 Mapping Register

Table 7-19. Input 1 Mapping Register Description

7.3.5.4.6 Input Status Monitor Register

This is the first register transmitted after a reset of the logic

Table 7-21. Input Status Monitor Register Description

.

Table 7-21. Input Status Monitor Register Description (continued)

7.3.5.4.7 Open Load Current Control Register

Table 7-22. Open Load Current Control Register

Table 7-23. Open Load Current Control Register Description

7.3.5.4.8 Output Status Monitor Register

Table 7-24. Output Status Monitor Register

Table 7-25. Output Status Monitor Register Description

7.3.5.4.9 Open Load at ON Register

This feature is not active for channels configured as Low-Side switches.

Table 7-27. Open Load at ON Register Description

7.3.5.4.10 EN_OLON Register

Table 7-28. EN_OLON Register

Copyright © 2024 Texas Instruments Incorporated *[Submit Document Feedback](https://www.ti.com/feedbackform/techdocfeedback?litnum=SLDS271&partnum=DRV81602-Q1)* 39

Table 7-28. EN_OLON Register (continued)

Table 7-29. EN_OLON Register Description

7.3.5.4.11 Configuration Register

Table 7-30. Configuration Register

Table 7-31. Configuration Register Description

Table 7-31. Configuration Register Description (continued)

7.3.5.4.12 Output Clear Latch Register

Table 7-32. Output Clear Latch Register

Table 7-33. Output Clear Latch Register Description

7.3.5.4.13 FPWM Register

Table 7-34. FPWM Register

Table 7-35. FPWM Register Description

Table 7-35. FPWM Register Description (continued)

7.3.5.4.14 PWM0 Configuration Register

Table 7-36. PWM0 Configuration Register

7.3.5.4.15 PWM1 Configuration Register

Table 7-38. PWM1 Configuration Register

Table 7-39. PWM1 Configuration Register Description

7.3.5.4.16 PWM_OUT Register

Table 7-40. PWM_OUT Register

Table 7-41. PWM_OUT Register Description

Table 7-41. PWM_OUT Register Description (continued)

7.3.5.4.17 MAP_PWM Register

It is necessary to set the PWM_OUT register to activate the PWM Generator control for the outputs.

Table 7-42. MAP_PWM Register

Table 7-43. MAP_PWM Register Description

7.3.5.4.18 Configuration 2 Register

Table 7-44. Configuration 2 Register

8 Application and Implementation

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

8.1 Application Information

The device is primarily used to drive relays, lamps, LEDs and control motors in Automotive and Industrial applications.

8.1.1 Suggested External Components

Table 8-1 lists the recommended external components for the device.

Table 8-1. Suggested External Components

8.2 Layout

8.2.1 Layout Guidelines

- The VM pin should be bypassed to GND using low-ESR ceramic bypass capacitor with a recommended value of 68 nF rated for VM. The capacitor should be placed as close to the VM pin as possible with a thick trace or ground plane connection to the device GND pin.
- Bypass the VDD pin to ground with a low-ESR ceramic capacitor. A value of 100 nF rated for 6.3 V is recommended. Place this bypassing capacitor as close to the pin as possible.
- In general, inductance between the power supply pins and decoupling capacitors must be avoided.
- Connect series resistors between IN0, IN1, nSLEEP, nSCS, SCLK, SDI, SDO and VDD pins of the device and corresponding pins of the microcontroller. The recommended values of the resistors are shown in [Section 7.3.](#page-15-0)
- The thermal PAD of the package must be connected to system ground.
	- It is recommended to use a big unbroken single ground plane for the whole system / board. The ground plane can be made at bottom PCB layer.
	- In order to minimize the impedance and inductance, the traces from ground pins should be as short and wide as possible, before connecting to bottom layer ground plane through vias.
	- Multiple vias are suggested to reduce the impedance.
	- Try to clear the space around the device as much as possible especially at bottom PCB layer to improve the heat spreading.

– Single or multiple internal ground planes connected to the thermal PAD will also help spreading the heat and reduce the thermal resistance.

8.2.2 Package Footprint Compatibility

The PWP0024T package of the device is footprint compatible with other SO-24 packages used in the industry, as shown in Figure 8-1 and Figure 8-2.

Figure 8-1. PWP0024T on another SO-24 PCB Pad, Pink: TI PWP0024T leads, Blue: other SO-24 PCB Pad

Figure 8-2. SO-24 on PWP0024T PCB Pad, White: other SO-24 leads, Green: TI PWP0024T PCB Pad

9 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

10 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

NOTES:

-
-

exceed 0.15 mm per side.
4. Reference JEDEC registration MO-153.
5. Features may differ or may not be present.

EXAMPLE BOARD LAYOUT

PWP0024T

PowerPAD™ TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE

PWP0024T

EXAMPLE STENCIL DESIGN

PowerPAD[™] TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE

NOTES: (continued)

design recommendations.

10.1 Tape and Reel Information

PACKAGING INFORMATION

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

GENERIC PACKAGE VIEW

PWP 24 PWP 24 PowerPAD[™] TSSOP - 1.2 mm max height

4.4 x 7.6, 0.65 mm pitch PLASTIC SMALL OUTLINE

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](https://www.ti.com/legal/terms-conditions/terms-of-sale.html) or other applicable terms available either on [ti.com](https://www.ti.com) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated