









**DRV81602-Q1**SLDS271 – SEPTEMBER 2024

# DRV81602-Q1: 8-Channel Configurable Low-side and High-side Driver for Automotive Relay, LED, Lighting and Motor Control

#### 1 Features

- 3V to 40V Analog supply voltage
  - Cranking capability down to 3V
  - Supports LV124 standard
- 3V to 5.5V Digital supply voltage
  - Compatible with 3.3V and 5V microcontrollers
- 44V minimum drain to source clamping voltage
- -19V maximum source to ground clamping voltage
- R<sub>DS(ON)</sub>: 630mΩ typical at 12V, 25 °C
- Current: 330mA per output at 85 °C, with all channels ON
- 2 parallel inputs with mapping functionality
- Fail-safe activation in **Limp Home** mode
  - Using nSLEEP and IN pins
- Two independent internal PWM generators
- · Bulb Inrush Mode (BIM) to drive lamps
  - For 2W/5W lamps and other capacitive loads
- Low-current sleep mode
  - < 6.5µA using nSLEEP pin</p>
- 16-bit SPI interface for control and diagnosis
  - Daisy Chain capability
  - Compatible with 8-bit SPI devices
- Supports various protection features -
  - Reverse battery protection
  - Short circuit to ground and battery protection
  - Stable behavior at under voltage conditions
  - Over Current latch OFF
  - Overtemperature warning
  - Thermal shutdown latch OFF
  - Overvoltage protection
  - Loss of battery and loss of ground protection
  - Electrostatic discharge (ESD) protection
- Supports several diagnostic features -
  - Diagnostic information via SPI register
  - Over Load detection at ON state
  - Open Load detection in ON and OFF state
  - Input and Output Status Monitor

# 2 Applications

- Automotive Body Control Module (BCM)
- HVAC Control
- Automotive Lighting
- HEV/EV Battery Management System (BMS)
- Gasoline and Diesel Engine
- Vehicle Control Unit (VCU)
- Programmable Logic Controller (PLC)

# 3 Description

The DRV81602-Q1 is an eight channel low-side and high-side switch with integrated protection and diagnostics. It is designed to control relays, LEDs, Lamps and motors in automotive and industrial applications.

A serial peripheral interface (SPI) with daisy chain capability is utilized for control and diagnosis of the loads as well as of the device. Two input pins with mapping functionality are available for direct control of the outputs. The device supports Limp Home mode for fail-safe activation. Integrated PWM generators enable driving LEDs, and bulb inrush mode enables driving loads with large capacitance.

The DRV81602-Q1 supports various protection features such as undervoltage, overvoltage, short circuit and open load detection. High level of integration with embedded protection and diagnostic features make the DRV81602-Q1 an ideal choice for automotive body and powertrain applications.

#### **Device Information**

PART NUMBER	PACKAGE (1)	PACKAGE SIZE <sup>(2)</sup>	BODY SIZE (NOM)
DRV81602QPWPR Q1	HTSSOP (24)	7.8mm × 6.4mm	7.7mm x 4.4mm

- (1) For more information, see Section 10.
- (2) The package size (length × width) is a nominal value and includes pins, where applicable.




Figure 3-1.



# **Table of Contents**

1 Features1	7 Detailed Description	14
2 Applications	•	
3 Description1		
4 Device Comparison3		16
5 Pin Configuration and Functions4	8 Application and Implementation	44
6 Specifications6	8.1 Application Information	
6.1 Absolute Maximum Ratings6	8.2 Layout	44
6.2 ESD Ratings		
6.3 Recommended Operating Conditions7	10 Mechanical, Packaging, and Orderable	
6.4 Thermal Information7	Information	46
6.5 Electrical Characteristics8	10.1 Tape and Reel Information	50



# **4 Device Comparison**

The number of low-side, high-side and configurable channels in each device of the DRV81xxx-Q1 family is shown in Table 4-1 -

**Table 4-1. Device Comparison** 

DEVICE NAME	Number of High-side Channels	Number of Low-side Channels	Number of Configurable (high-side or low-side) Channels
DRV81242-Q1	4	2	2
DRV81080-Q1	8	0	0
DRV81602-Q1	0	2	6
DRV81620-Q1	2	0	6
DRV81008-Q1	0	8	0
DRV81004-Q1	0	4	0



# **5 Pin Configuration and Functions**




Figure 5-1. 24-Pin HTSSOP (PWP) Top View

**Table 5-1. Pin Functions** 

PIN NAME NO.		TVDE	DESCRIPTION			
NAME	NO.	TYPE	DESCRIPTION			
VM	20	Р	Analog supply voltage for power switch gate control and protection circuits			
VDD	24	Р	Digital supply voltage for SPI			
GND	5	G	Ground pin			
nSCS	1	ı	Serial chip select. An active low on this pin enables the serial interface communications. Integrated pull-up to VDD.			
SCLK	2	ı	Serial clock input. Serial data is shifted out and captured on the corresponding rising and falling edge on this pin. Integrated pull-down to GND.			
SDI	3	ı	Serial data input. Data is captured on the falling edge of the SCLK pin. Integrated pull-down to GND.			
SDO	4	0	Serial data output. Data is shifted out on the rising edge of the SCLK pin.			
nSLEEP	21	I	Logic high activates Idle mode. Integrated pull-down to GND.			
IN0	23	I	Connected to channel 2 by default and in Limp Home mode. Integrated pull-down to GND.			
IN1	22	I	Connected to channel 3 by default and in Limp Home mode. Integrated pull-down to GND			
OUT0_LS	6	0	Drain of low-side FET (channel 0)			
OUT2_D	7	0	Drain of auto configurable FET (channel 2)			
OUT2_S	8	0	Source of auto configurable FET (channel 2)			
OUT4_D	9	0	Drain of auto configurable FET (channel 4)			
OUT4_S	10	0	Source of auto configurable FET (channel 4)			
OUT6_S	11	0	Source of auto configurable FET (channel 6)			
OUT6_D	12	0	Drain of auto configurable FET (channel 6)			
OUT7_D	13	0	Drain of auto configurable FET (channel 7)			
OUT7_S	14	0	Source of auto configurable FET (channel 7)			
OUT5_S	15	0	Source of auto configurable FET (channel 5)			

Submit Document Feedback



# **Table 5-1. Pin Functions (continued)**

	PIN		DESCRIPTION
NAME NO.		TYPE	DESCRIPTION
OUT5_D	16	0	Drain of auto configurable FET (channel 5)
OUT3_S	17	0	Source of auto configurable FET (channel 3)
OUT3_D	18	0	Drain of auto configurable FET (channel 3)
OUT1_LS	19	0	Drain of low-side FET (channel 1)
PAD	-	-	Exposed pad. Connect the exposed pad to PCB ground for cooling and EMC.

Product Folder Links: DRV81602-Q1

I = Input, O = Output, I/O = Input or Output, G = Ground, P = Power.



# 6 Specifications

# 6.1 Absolute Maximum Ratings

Over T<sub>J</sub> = -40 °C to +150 °C, all voltages with respect to ground, positive current flowing into pin (unless otherwise noted)

		MIN	MAX	UNIT
V <sub>M</sub>	Analog supply voltage	-0.3	42	V
$V_{DD}$	Digital supply voltage	-0.3	5.75	V
$V_{M\_LD}$	Supply voltage for load dump protection		42	V
$V_{M\_SC}$	Supply voltage for short circuit protection	0	35	V
-V <sub>M_REV</sub>	Reverse polarity voltage, $T_J(0)$ = 25 °C, t ≤ 2 min, $R_L$ = 70 $\Omega$ on all channels	-	19	V
$I_{VM}$	Current through VM pin, t ≤ 2 min	-10	10	mA
I <sub>L</sub>	Load current, single channel	-	I <sub>L_OCP0</sub>	Α
V <sub>DS</sub>	Voltage at power FET	-0.3	42	V
V <sub>OUT_S</sub>	FET source voltage	-16	V <sub>OUT_D</sub> + 0.3	V
V <sub>OUT_D</sub>	FET drain voltage (V <sub>OUT_S</sub> ≥ 0 V)	V <sub>OUT_S</sub> - 0.3	42	V
V <sub>OUT_D</sub>	FET drain voltage (V <sub>OUT_S</sub> < 0 V)	-0.3	42	V
E <sub>AS</sub>	Maximum energy dissipation single pulse, $T_J(0)$ = 25 °C, $I_L(0)$ = $2^*I_{L\_EAR}$	-	50	mJ
E <sub>AS</sub>	Maximum energy dissipation single pulse, $T_J(0)$ = 150 °C, $I_L(0)$ = 400 mA	-	25	mJ
E <sub>AR</sub>	Maximum energy dissipation for repetitive pulses - $I_{L\_EAR}$ , 2*10 <sup>6</sup> cycles, $T_J(0)$ = 85 °C, $I_L(0)$ = $I_{L\_EAR}$	-	10	mJ
VI	Voltage at IN0, IN1, nSCS, SCLK, SDI pins	-0.3	5.75	V
V <sub>nSLEEP</sub>	Voltage at nSLEEP pin	-0.3	42	V
$V_{SDO}$	Voltage at SDO pin	-0.3	V <sub>DD</sub> + 0.3	V
T <sub>A</sub>	Ambient Temperature	-40	125	°C
T <sub>J</sub>	Junction Temperature	-40	150	°C
T <sub>stg</sub>	Storage temperature	-55	150	°C

- The short circuit protection feature does not support short inductance < 1 μH above 28 V.</li>
- Load dump is for a duration of  $t_{\rm on}$  = 400 ms;  $t_{\rm on}/t_{\rm off}$  = 10%; limited to 100 pulses.
- For reverse polarity, T<sub>J</sub>(0) = 25 °C, t ≤ 2 min, R<sub>L</sub> = 70 Ω on all channels. Device is mounted on a FR4 2s2p board according to JEDEC JESD51-2,-5,-7 at natural convection; the Product (Chip+Package) was simulated on a 76.2 \*114.3 \*1.5 mm board with 2 inner copper layers (2 \* 70 µm Cu, 2 \* 35 µm Cu). Where applicable a thermal via array under the exposed pad contacted the first inner copper layer.
- For maximum energy dissipation, pulse shape represents inductive switch off: I<sub>L</sub>(t) = I<sub>L</sub>(0) x (1 t / t<sub>pulse</sub>); 0 < t < t<sub>pulse</sub>.
- Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute Maximum
  Ratings do not imply functional operation of the device at these or any other conditions beyond those listed
  under Recommended Operating Conditions. If used outside the Recommended Operating Conditions but
  within the Absolute Maximum Ratings, the device may not be fully functional, and this may affect device
  reliability, functionality, performance, and shorten the device lifetime.
- Fault conditions are considered as "outside" normal operating range.



# **6.2 ESD Ratings**

				VALUE	UNIT
		Human-body model (HBM), per AEC	OUT pins vs. VM or GND	±4000	
V	Electrostatic discharge	Q100-002 <sup>1)</sup>	Other pins	±2000	
V <sub>ESD</sub>	Electrostatic discharge	Charged device model (CDM), per	Corner pins (1, 12, 13, 24)	±750	, v
		AECQ100-011	Other pins	±500	

(1) AEC Q100-002 indicates HBM stressing is done in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

# **6.3 Recommended Operating Conditions**

Over operating free-air temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
V <sub>M_NOR</sub>	Supply voltage range for normal operation	4	-	40	V
V <sub>M_LOW</sub>	Lower supply voltage range for extended operation, parameter deviation possible	3	-	4	٧
$V_{DD}$	Logic supply voltage, f <sub>SCLK</sub> = 5 MHz	3	-	5.5	V
VI	Control and SPI Inputs (nSLEEP, IN0, IN1, nSCS, SCLK, SDI)	0	-	5.5	٧
T <sub>A</sub>	Ambient temperature	-40	-	125	°C
T <sub>J</sub>	Junction temperature	-40	-	150	°C

# **6.4 Thermal Information**

	THERMAL METRIC	PWP (HTSSOP)	
	THERMAL METRIC	24 PINS	UNIT
R <sub>θJA</sub>	Junction-to-ambient thermal resistance	32.2	°C/W
R <sub>θJC(top)</sub>	Junction-to-case (top) thermal resistance	27.5	°C/W
R <sub>θJB</sub>	Junction-to-board thermal resistance	12.5	°C/W
TυΨ	Junction-to-top characterization parameter	1.3	°C/W
Ψ ЈВ	Junction-to-board characterization parameter	12.5	°C/W
R <sub>θJC(bot)</sub>	Junction-to-case (bottom) thermal resistance	5.7	°C/W



# 6.5 Electrical Characteristics

 $V_{DD}$  = 3 V to 5.5 V,  $V_{M}$  = 4 V to 40 V,  $T_{J}$  = -40 °C to +150 °C (unless otherwise noted)

Typical values:  $V_{DD}$  = 5 V,  $V_{M}$  = 13.5 V,  $T_{J}$  = 25 °C

	PARAMETER	TEST CONDIT	IONS	MIN	TYP	MAX	UNIT
POWER SU	JPPLY (V <sub>M</sub> , V <sub>DD</sub> )		<u> </u>				
$V_{M\_OP}$	VM minimum operating voltage	Nx = 1b, from UVRVM = 1b to $V_{DS} \le 1 \text{ V}$ , L = 50 $\Omega$				4	٧
V <sub>DD_OP</sub>	VDD operating voltage	f <sub>SCLK</sub> = 5 MHz		3		5.5	V
$V_{MDIFF}$	Voltage difference between $V_{\text{M}}$ and $V_{\text{DD}}$				210		mV
L	Analog supply current in sleep mode	nSLEEP, IN0, IN1 floating,	T <sub>J</sub> ≤ 85 °C		3.2	4	μΑ
I <sub>VM_SLEEP</sub>	Arialog supply current in sleep mode	V <sub>M</sub> = 28 V, nSCS = VDD	T <sub>J</sub> = 150 °C		5.2	4 5.5 10 .2 4 .2 20 .5 2.5 10 6.5 30 2.2 0.4 2.2 2.6 7.7 3 5	μΑ
I <sub>VDD SLEEP</sub>	Logic supply current in sleep mode	nSLEEP, IN0, IN1 floating,	T <sub>J</sub> ≤ 85 °C		0.5	2.5	μΑ
VDD_SLEEP	Logio supply durient in sloop mode	nSCS = VDD	T <sub>J</sub> = 150 °C			10	μ/ \
I <sub>SLEEP</sub>	Overall current consumption in Sleep	nSLEEP, IN0, IN1 floating,	T <sub>J</sub> ≤ 85 °C			6.5	μΑ
·SLEEP	mode	V <sub>M</sub> = 28 V, nSCS = VDD	T <sub>J</sub> = 150 °C			30	μΑ
		nSLEEP = logic high, INO,				2.2	mA
I <sub>VM_IDLE</sub>	Analog supply current in Idle mode	IN1 floating, $f_{SCLK} = 0$ MHz, ACT = 0b, ENx = 0b, IOLx = 0b, nSCS = VDD	COR mode, V <sub>M</sub> ≤ V <sub>DD</sub> - 1 V			0.4	mA
		nSLEEP = logic high, IN0,				0.4	
I <sub>VDD_IDLE</sub>	Logic supply current in Idle mode	IN1 floating, f <sub>SCLK</sub> = 0 MHz, ACT = 0b, ENx = 0b, nSCS = VDD	COR mode, V <sub>M</sub> ≤ V <sub>DD</sub> - 1 V			2.2	mA
I <sub>IDLE</sub>	Overall current consumption in Idle mode	nSLEEP = logic high, IN0, $f_{SCLK}$ = 0 MHz, ACT = 0b, I 0b, nSCS = VDD	-			2.6	mA
		nSLEEP = logic high, IN0,				7.7	mA
I <sub>VM_</sub> ACT_OF F	Analog supply current in Active mode - channels OFF	IN1 floating, f <sub>SCLK</sub> = 0 MHz, ACT = 1b, ENx = 0b, IOLx = 0b, nSCS = VDD	COR mode, V <sub>M</sub> ≤ V <sub>DD</sub> - 1 V		3	5	mA
	Analog supply current in Active	nSLEEP = logic high, IN0, IN1 floating, f <sub>SCLK</sub> = 0	EN_OLON = 0100b			8.7	mA
VM_ACT_ON	mode - channels ON	MHz, ACT = 1b, ENx = 1b, IOLx = 0b, nSCS = VDD	COR mode, V <sub>M</sub> ≤ V <sub>DD</sub> - 1 V		2.3	5	mA
		nSLEEP = logic high, INO,				0.3	mA
I <sub>VDD_ACT_O</sub>	Logic supply current in Active mode - channels OFF	IN1 floating, f <sub>SCLK</sub> = 0 MHz, ACT = 1b, ENx = 0b, nSCS = VDD	COR mode, V <sub>M</sub> ≤ V <sub>DD</sub> - 1 V			2.7	mA

Submit Document Feedback



Typical values:  $V_{DD}$  = 5 V,  $V_{M}$  = 13.5 V,  $T_{J}$  = 25 °C

	PARAMETER	TEST CONDIT	IONS	MIN	TYP	MAX	UNIT
						0.3	mA
I <sub>VDD_ACT_O</sub> N	Logic supply current in Active mode - channels ON	nSLEEP = logic high, IN0, IN1 floating, f <sub>SCLK</sub> = 0 MHz, ACT = 1b, ENx = 1b, nSCS = VDD	COR mode, IOLx = 0b, $EN_OLON =$ 0100b, $V_M \le$ $V_{DD} - 1 V$			3.5	mA
I <sub>ACT_OFF</sub>	Overall current consumption in Active mode - channels OFF	nSLEEP = logic high, IN0, $f_{SCLK} = 0$ MHz, ACT = 1b, I 0b, nSCS = VDD	<u> </u>			8	mA
I <sub>ACT_ON</sub>	Overall current consumption in Active mode - channels ON	nSLEEP = logic high, IN0, $f_{SCLK}$ = 0 MHz, ACT = 1b, I 0b, EN_OLON = 0100b, nS	ENx = 1b, IOLx =			9	mA
t <sub>S2I</sub>	Sleep to Idle delay	From nSLEEP pin to TER 8680H	+ INST register =		240	300	μs
t <sub>12S</sub>	Idle to Sleep delay	From nSLEEP pin to standard diagnosis = 0000H, external pull-down from SDO to GND			100	150	μs
t <sub>I2A</sub>	Idle to Active delay	From INx or nSCS pins to I	MODE = 10b		100	150	μs
t <sub>A2I</sub>	Active to Idle delay	From INx or nSCS pins to I	MODE = 11b		100	150	μs
t <sub>S2LH</sub>	Sleep to Limp Home delay	From INx pins to V <sub>DS</sub> = 10% V <sub>M</sub>			350 + t <sub>ON</sub>	450 + t <sub>ON</sub>	μs
t <sub>LH2S</sub>	Limp Home to Sleep delay	From INx pins to standard diagnosis = 0000H, external pull-down from SDO to GND			200 + t <sub>OFF</sub>	250 + t <sub>OFF</sub>	μs
t <sub>LH2A</sub>	Limp Home to Active delay	From nSLEEP pin to MOD	E = 10b		50	100	μs
t <sub>A2LH</sub>	Active to Limp Home delay	From nSLEEP pin to TER = 8683H (IN0 = IN1 = logic (IN1 = logic high, IN0 = logic (IN1 = logic low, IN0 = logic low, IN0 = logic low)	high) or 8682H ic low) or 8681H		52	100	μs
t <sub>A2S</sub>	Active to Sleep delay	From nSLEEP pin to stand = 0000H, external pull-dow GND	-		50	100	μs
CONTROL	AND SPI INPUTS (nSLEEP, IN0, IN1, I	nSCS, SCLK, SDI)				'	
V <sub>IL</sub>	Input logic low voltage			0		0.8	V
V <sub>IH</sub>	Input logic high voltage (nSLEEP, IN0, IN1)			2		5.5	V
V <sub>IH_SPI</sub>	Input logic high voltage (nSCS, SCLK, SDI)			2		$V_{DD}$	V
I <sub>IL</sub>	Input logic low current (all pins except nSCS)	V <sub>1</sub> = 0.8 V		9	12	16	μΑ
I <sub>IH</sub>	Input logic high current (all pins except nSCS)	V <sub>1</sub> = 2 V		20	30	40	μΑ



Typical values:  $V_{DD}$  = 5 V,  $V_{M}$  = 13.5 V,  $T_{J}$  = 25 °C

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
I <sub>IL_nSCS</sub>	nSCS input logic low current	V <sub>nSCS</sub> = 0.8 V, V <sub>DD</sub> = 5 V	25	60	75	μA
I <sub>IH_nSCS</sub>	nSCS input logic high current	V <sub>nSCS</sub> = 2 V, V <sub>DD</sub> = 5 V	20	40	65	μA
PUSH-PUL	L OUTPUT (SDO)			'		
V <sub>SDO_L</sub>	Output logic low voltage	I <sub>SDO</sub> = -1.5 mA	0		0.4	V
V <sub>SDO_H</sub>	Output logic high voltage	I <sub>SDO</sub> = 1.5 mA	V <sub>DD</sub> - 0.4		$V_{DD}$	V
I <sub>SDO_OFF</sub>	SDO tristate leakage current	$V_{\text{nSCS}} = V_{\text{DD}}, V_{\text{SDO}} = 0 \text{ V or } V_{\text{DD}}$	-0.5		0.5	μA
POWER S	TAGE			•		
	ON registance	T <sub>J</sub> = 25 °C		0.63	0.85	0
R <sub>DS(ON)</sub>	ON resistance	T <sub>J</sub> = 150 °C, I <sub>L</sub> = I <sub>L_EAR</sub> = 220 mA		0.95	1.3	Ω
l. Non	Nominal load current (all channels	T <sub>A</sub> = 85 °C, T <sub>J</sub> ≤ 150 °C		330	500	mA
L_NOM	active)	T <sub>A</sub> = 105 °C, T <sub>J</sub> ≤ 150 °C		260	500	mA
I <sub>L_NOM</sub>	Nominal load current (half of the channels active)	T <sub>A</sub> = 85 °C, T <sub>J</sub> ≤ 150 °C		470	500	mA
I <sub>L_EAR</sub>	Load current for maximum energy dissipation - repetitive (all channels active)	T <sub>A</sub> = 85 °C, T <sub>J</sub> ≤ 150 °C		220		mA
-I <sub>L_REV</sub>	Inverse current capability per channel (in High-Side operation)				I <sub>L_EAR</sub>	mA
E <sub>AR</sub>	Maximum energy dissipation repetitive pulses- 2*I <sub>L_EAR</sub> (two channels in parallel)	$T_{J(0)}$ = 85 °C, $I_{L(0)}$ = 2* $I_{L\_EAR}$ , 2*10 <sup>6</sup> cycles, PAR = 1b for affected channels			15	mJ
V <sub>DS_OP</sub>	Power stage voltage drop at low battery for auto-configurable channels	$R_L = 50 \Omega$ , connected to $V_M$ or ground, $V_M = V_{M\_OP,max}$ , $V_{Dx} = V_{M\_OP,max}$			0.2	V
V <sub>DS_OP</sub>	Power stage voltage drop at low battery for low-side channels	$R_L$ = 50 $\Omega$ , supplied by $V_M$ = 4 $V$ , $V_M$ = $V_{M\_OP,max}$			0.2	V
V <sub>DS_OP</sub>	Power stage voltage drop at low battery for high-side channels	$R_L = 50 \Omega$ , $V_M = V_{M\_OP,max}$ , $V_{M\_HS} = V_{M\_OP,max}$			0.2	V
V <sub>DS_CL</sub>	Drain to Source Output clamping voltage for low-side channels	I <sub>L</sub> = 20 mA, V <sub>M</sub> = V <sub>OUT_Dx</sub> = 36 V	44	46	48	V
V <sub>OUT_CL</sub>	Source to Ground Output clamping voltage for high-side channels	I <sub>L</sub> = 20 mA, V <sub>M</sub> = V <sub>OUT_Dx</sub> = 7 V	-23		-19	V
L_OFF	Output leakage current (each low- side channel)	$V_{IN} = 0$ V or floating, $V_{DS} = 28$ V, $ENx = 0b$ , $T_J \le 85$ °C		0.6	1.5	μΑ
L_OFF	Output leakage current (each auto- configurable or high-side channel)	$V_{IN}$ = 0 V or floating, $V_{DS}$ = 28 V, $V_{OUT\_S}$ = 1.5 V, ENx = 0b, $T_J$ ≤ 85 °C		0.3	2	μΑ
L_OFF	Output leakage current (each auto- configurable or high-side channel)	V <sub>IN</sub> = 0 V or floating, V <sub>DS</sub> = 28 V, V <sub>OUT_S</sub> = 1.5 V, ENx = 0b, T <sub>J</sub> = 150 °C		0.5	3	μΑ

Submit Document Feedback



Typical values:  $V_{DD}$  = 5 V,  $V_{M}$  = 13.5 V,  $T_{J}$  = 25 °C

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t <sub>DLY_ON</sub>	Turn-ON delay (from INx pin or bit to $V_{OUT}$ = 90% $V_{M}$ for low-side configuration or to $V_{OUT}$ = 10% $V_{M}$ for high-side configuration)	$R_L$ = 50 $\Omega$ , $V_M$ = 13.5 V, Active mode or Limp Home mode	3	5.5	8	μs
t <sub>DLY_OFF</sub>	Turn-OFF delay (from INx pin or bit to $V_{OUT}$ = 10% $V_{M}$ for low-side configuration or to $V_{OUT}$ = 90% $V_{M}$ for high-side configuration)	$R_L$ = 50 $\Omega$ , $V_M$ = 13.5 V, Active mode or Limp Home mode	5	8.5	12	μs
t <sub>ON</sub>	Turn-ON time (from INx pin or bit to $V_{OUT}$ = 10% $V_{M}$ for low-side configuration or to $V_{OUT}$ = 90% $V_{M}$ for high-side configuration)	$R_L$ = 50 $\Omega$ , $V_M$ = 13.5 V, Active mode or Limp Home mode	10	15	20	μs
t <sub>OFF</sub>	Turn-OFF time (from INx pin or bit to $V_{OUT}$ = 90% $V_{M}$ for low-side configuration or to $V_{OUT}$ = 10% $V_{M}$ for high-side configuration)	$R_L$ = 50 $\Omega$ , $V_M$ = 13.5 V, Active mode or Limp Home mode	12	18	24	μs
t <sub>ON</sub> - t <sub>OFF</sub>	Turn-ON/OFF matching	$R_L$ = 50 $\Omega$ , $V_M$ = 13.5 V, Active mode or Limp Home mode	-10	0	10	μs
en.	Turn-ON slew rate, V <sub>DS</sub> = 70% to 30% V <sub>M</sub> for low-side configuration or	$R_L$ = 50 $\Omega$ , $V_M$ = 13.5 V, Active mode or Limp Home mode, SR = 0b	1	1.45	1.9	V/µs
SR <sub>ON</sub>	$V_{DS}$ = 30% to 70% $V_{M}$ for high-side configuration	$R_L$ = 50 $\Omega$ , $V_M$ = 13.5 V, Active mode or Limp Home mode, SR = 1b	2	2.8	3.6	V/µs
ep.	Turn-OFF slew rate, V <sub>DS</sub> = 30% to 70% V <sub>M</sub> for low-side configuration or	$R_L$ = 50 $\Omega$ , $V_M$ = 13.5 V, Active mode or Limp Home mode, SR = 0b	0.9	1.4	1.9	V/µs
SR <sub>OFF</sub>	$V_{DS}$ = 70% to 30% $V_{M}$ for high-side configuration	$R_L$ = 50 $\Omega$ , $V_M$ = 13.5 V, Active mode or Limp Home mode, SR = 1b	1.8	2.6	3.4	V/µs
t <sub>INRUSH</sub>	Bulb inrush mode restart time	Active Mode			40	μs
t <sub>BIM</sub>	Bulb inrush mode reset time	Active Mode		40		ms
f <sub>INT</sub>	Internal reference frequency	FPWM = 1000b	80	102	125	kHz
f <sub>INT_VAR</sub>	Internal reference frequency variation		-15		15	%
t <sub>SYNC</sub>	Internal reference frequency synchronization time	FPWM = 1000b		5	10	μs
PROTECTI	ON					
V <sub>M_UVLO_F</sub>	VM undervoltage shutdown (falling)	ENx = ON, from $V_{DS} \le 1 \text{ V to UVRVM} = 1b$ , $R_L = 50 \Omega$	2.6	2.73	2.86	V
V <sub>M_UVLO_R</sub>	VM undervoltage shutdown (rising)		2.7	2.85	3	V
V <sub>DD_UVLO</sub>	VDD undervoltage shutdown	$V_{SDI} = V_{SCLK} = V_{nSCS} = 0 \text{ V, SDO from low}$ to Hi-Z	2.55	2.7	2.85	V
V <sub>DD_HYS</sub>	VDD undervoltage shutdown hysteresis		100	120	140	mV



Typical values:  $V_{DD}$  = 5 V,  $V_{M}$  = 13.5 V,  $T_{J}$  = 25 °C

	PARAMETER	TEST CONDIT	IONS	MIN TYP		MAX	UNIT
		T <sub>J</sub> = -40 °C		1.2	1.55	1.9	Α
L_OCP0	Overcurrent protection threshold,	T <sub>J</sub> = 25 °C		1.2	1.5	1.8	Α
	OCP = 0b	T <sub>J</sub> = 150 °C		1.2	1.45	1.7	Α
		T <sub>J</sub> = -40 °C		0.6	0.85	1.1	Α
L_OCP1	Overcurrent protection threshold,	T <sub>J</sub> = 25 °C		0.6	0.8	1	Α
_	OCP = 0b	T <sub>J</sub> = 150 °C		0.6	0.75	0.9	Α
		T <sub>J</sub> = -40 °C		1.9	2.3	2.7	Α
I <sub>L_OCP0</sub>	Overcurrent protection threshold, OCP = 1b	T <sub>J</sub> = 25 °C		1.9	2.2	2.5	Α
	OCP - ID	T <sub>J</sub> = 150 °C		1.8	2.05	2.3	Α
		T <sub>J</sub> = -40 °C		0.9	1.2	1.5	Α
I <sub>L_OCP1</sub>	Overcurrent protection threshold,	T <sub>J</sub> = 25 °C		0.9	1.15	1.4	Α
_	OCP = 1b	T <sub>J</sub> = 150 °C		0.9	1.1	1.3	Α
t <sub>OCPIN</sub>	Overcurrent threshold switch delay time	1, 166 6		110	170	260	μs
t <sub>OFF_OCP</sub>	Overcurrent shut-down delay time	BIMx = PARx = 0b	BIMx = PARx = 0b		7	11	μs
T <sub>OTW</sub>	Overtemperature warning			120	140	160	°C
T <sub>HYS_OTW</sub>	Overtemperature warning hysteresis				12		°C
T <sub>TSD</sub>	Thermal shut-down temperature				175	200	°C
V <sub>M_AZ</sub>	Over voltage protection	I <sub>VM</sub> = 10 mA, Sleep mode		45	47	49	V
$V_{DS\_REV}$	Drain Source diode during reverse polarity (low-side switch configuration)	I <sub>L</sub> = -10 mA, Sleep mode, T <sub>J</sub> = 25 °C			750		mV
V <sub>DS_REV</sub>	Drain Source diode during reverse polarity (low-side switch configuration)	I <sub>L</sub> = -10 mA, Sleep mode,	Г <sub>Ј</sub> = 150 °C		560		mV
	On-State Resistance during		T <sub>J</sub> = 25 °C		0.55		Ω
R <sub>DS_REV</sub>	Reverse Polarity (high-Side switch configuration)	$V_{M} = -V_{M\_REV}, I_{L} = I_{L\_EAR}$	T <sub>J</sub> = 150 °C		0.9		Ω
t <sub>RETRY0_LH</sub>	Restart time in Limp Home mode			7	10	13	ms
t <sub>RETRY1_LH</sub>	Restart time in Limp Home mode			14	20	26	ms
t <sub>RETRY2_LH</sub>	Restart time in Limp Home mode			28	40	52	ms
t <sub>RETRY3_LH</sub>	Restart time in Limp Home mode			56	80	104	ms
tosm	Output Status Monitor comparator settling time					20	μs
V <sub>OSM</sub>	Output Status Monitor threshold voltage			3	3.3	3.6	V
l <sub>OL</sub>	Output diagnosis current	$V_{DS}$ = 3.3 V (for low-side configuration), $V_{OUT\ S}$ = 3.3 V (for high-side configuration)		60	80	100	μA



Typical values:  $V_{DD}$  = 5 V,  $V_{M}$  = 13.5 V,  $T_{J}$  = 25 °C

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
R <sub>OL</sub>	Open Load equivalent resistance		30		220	kΩ
<b>+</b>	Open Load at ON Diagnosis waiting time before mux activation	OLMAX = 0b	40	58	76	μs
tonmax		OLMAX = 1b	56	80	104	μs
t <sub>OLONSET</sub>	Open Load at ON Diagnosis settling time			20	40	μs
t <sub>OLONSW</sub>	Open Load at ON Diagnosis channel switching time			10	20	μs
I <sub>L_OL</sub>	Open Load detection threshold current		1	6	10	mA

# 6.5.1 SPI Timing Requirements

· Not subject to production test, guaranteed by design

PARAMETER 123		TEST CONDITIONS	MIN	NOM	MAX	UNIT
t <sub>nSCS_lead</sub>	Enable lead time (falling nSCS to rising SCLK)		200			ns
t <sub>nSCS_lag</sub>	Enable lag time (falling SCLK to rising nSCS)		200			ns
t <sub>nSCS_td</sub>	Transfer delay time (rising nSCS to falling nSCS)		250			ns
t <sub>SDO_en</sub>	Output enable time (falling nSCS to SDO valid)	C <sub>L</sub> = 20 pF at SDO pin			200	ns
t <sub>SDO_dis</sub>	Output disable time (rising nSCS to SDO Hi-z)	C <sub>L</sub> = 20 pF at SDO pin			200	ns
f <sub>SCLK</sub>	Serial clock frequency				5	MHz
t <sub>SCLK_P</sub>	Serial clock period		200			ns
t <sub>SCLK_H</sub>	Serial clock logic high time		75			ns
t <sub>SCLK_L</sub>	Serial clock logic low time		75			ns
t <sub>SDI_su</sub>	Data setup time (required time SDI to falling SCLK)		20			ns
t <sub>SDI_h</sub>	Data hold time (falling SCLK to SDI)		20			ns
t <sub>SDO_v</sub>	Output data valid time with capacitive load	C <sub>L</sub> = 20 pF at SDO pin			100	ns




Figure 6-1. SPI Timing Diagram



# 7 Detailed Description

## 7.1 Overview

The DRV81602-Q1 is an eight channel low-side and high-side switch providing integrated protection and diagnostic functions. The output stages incorporate two low-side and six auto-configurable high-side or low-side switches (typical  $R_{DS(ON)}$  at  $T_J = 25$  °C is 630 m $\Omega$ ). The power transistors are built by N-channel MOSFETs with one charge pump for auto-configurable and high-side channels.

The auto-configurable switches can be utilized in high-side or low-side configuration by connecting the load accordingly. Protection and diagnosis functions adjust automatically to the hardware configuration. Driving a load from high-side offers the possibility to perform Open Load at ON diagnosis.

The 16-bit serial peripheral interface (SPI) is utilized to control and diagnose the device and the loads. The SPI interface provides daisy chain support in order to connect multiple devices (also devices with 8 bit SPI) in one SPI chain by using the same microcontroller pins. The SPI feature, including the possibility to program the device, is available only when the digital power supply is present.

The device is designed for low supply voltage operation. It can keep its state at low battery voltage ( $V_M \ge 3 \text{ V}$ ).

The device is equipped with two input pins that are connected to two configurable outputs, making them controllable even when the digital supply voltage is not available. With the Input Mapping feature, it is possible to connect the input pins to different outputs, or assign more outputs to the same input pin. In this case more channels can be controlled with one input signal.

In Limp Home mode, the input pins are directly routed to channels 2 and 3. When nSLEEP pin is logic low, it is possible to activate the two channels using the input pins independently from the presence of the digital supply voltage.

The device provides diagnosis of the load via Open Load in ON and OFF state, and short circuit detection. For Open Load in OFF state detection, an internal current source IOI can be activated via SPI.

Each output stage is protected against short circuit. In case of Overcurrent, the affected channel switches OFF when the Overcurrent Detection threshold is reached and can be reactivated via SPI. In Limp Home mode operation, the channels connected to an input pin set to logic high restart automatically after Output Restart time is elapsed. Temperature sensors are available for each channel to protect the device against Over Temperature.

Table 7-1. Product Summary

Parameter	Symbol	Values
Analog supply voltage	V <sub>M</sub>	3.0 V to 40 V
Digital supply voltage	V <sub>DD</sub>	3.0 V to 5.5 V
Minimum overvoltage protection	V <sub>M_AZ</sub>	45 V
Maximum on-state resistance at T <sub>J</sub> = 150 °C	R <sub>DS(ON)</sub>	1.3 Ω
Nominal load current (T <sub>A</sub> = 85 °C, all channels)	I <sub>L_NOM</sub>	330 mA
Maximum Energy dissipation - repetitive	E <sub>AR</sub>	10 mJ @ I <sub>L_EAR</sub> = 220 mA
Minimum Drain to Source clamping voltage	V <sub>DS_CL</sub>	44 V
Maximum Source to ground output clamping voltage	V <sub>OUT_CL</sub>	-19 V
Maximum overload switch OFF threshold	I <sub>L_OVL0</sub>	1.9 A or 2.7 A
Maximum total quiescent current at T <sub>J</sub> ≤ 85 °C	I <sub>SLEEP</sub>	6.5 µA
Maximum SPI clock frequency	f <sub>SCLK</sub>	5 MHz

Product Folder Links: DRV81602-Q1



# 7.2 Functional Block Diagram




Figure 7-1. DRV81602-Q1 Functional Block Diagram



## 7.3 Feature Description

#### 7.3.1 Control Pins

The device has three pins (IN0, IN1 and nSLEEP) to control the device directly without using SPI.

#### **7.3.1.1 Input Pins**

The device has two input pins. Each input pin is connected by default to one channel (IN0 to channel 2, IN1 to channel 3). Input Mapping Registers MAP0 and MAP1 can be programmed to connect additional or different channels to each input pin, as shown in Figure 7-2. The signals driving the channels are an OR combination between EN register status, PWM generators (according to PWM generator Output Mapping status), IN0 and IN1 (according to Input Mapping registers status).




Figure 7-2. Input Mapping

The logic level of the input pins can be monitored via the Input Status Monitor Register (INST). The Input Status Monitor is operational also when the device is in Limp Home mode. If one of the Input pins is set to logic high and the nSLEEP pin is set to logic low, the device switches into Limp Home mode and activates the channel mapped by default to the input pins.

## 7.3.1.2 nSLEEP Pin

The nSLEEP pin is used to bring the device into Sleep mode operation when it is set to logic low and all input pins are also set to logic low. When nSLEEP pin is set to logic low while one of the input pins is set to logic high, the device enters Limp Home mode.

To ensure a proper mode transition, nSLEEP pin must be set for at least  $t_{l2S}$  (transition from logic high to logic low) or  $t_{S2l}$  (transition from logic low to logic high).

Setting the nSLEEP pin to logic low results in:

- · All registers in the SPI are reset to default values.
- V<sub>DD</sub> and V<sub>M</sub> Undervoltage detection circuits are disabled to decrease current consumption (if both inputs are set to logic low).
- No SPI communication is allowed (SDO pin remains in high impedance also when nSCS pin is set to logic low) if both input pins are set to logic low.

## 7.3.2 Power Supply

The DRV81602-Q1 is supplied by two supply voltages:

- V<sub>M</sub> (analog supply voltage used also for the logic)
- V<sub>DD</sub> (digital supply voltage)

The  $V_M$  supply line is connected to a battery feed and used, in combination with  $V_{DD}$  supply, for the driving circuitry of the power stages. In situations where  $V_M$  voltage drops below  $V_{DD}$  voltage (for example during cranking events down to 3 V), an increased current consumption may be observed at VDD pin.  $V_M$  and  $V_{DD}$  supply voltages have an undervoltage detection circuit.

 An undervoltage on both V<sub>M</sub> and V<sub>DD</sub> supply voltages prevents the activation of the power stages and any SPI communication (the SPI registers are reset)

Submit Document Feedback



- An undervoltage on V<sub>DD</sub> supply prevents any SPI communication. SPI read/write registers are reset to default values.
- An undervoltage on V<sub>M</sub> supply forces the device to drain all needed current for the logic from V<sub>DD</sub> supply. All channels are disabled, and are enabled again as soon as V<sub>M</sub> ≥ V<sub>M</sub> OP.

The image below shows a basic concept drawing of the interaction between supply pins  $V_M$  and  $V_{DD}$ , the output stage drivers and SDO supply line.




Figure 7-3. Internal Power Supply Architecture

When 3 V  $\leq$  V<sub>M</sub>  $\leq$  V<sub>DD</sub> - V<sub>MDIFF</sub>, the device operates in Cranking Operative Range (COR). In this condition, the current consumption from VDD pin increases while it decreases from VM pin. Total current consumption remains within the specified limits.

Figure 7-4 shows the voltage levels at VM pin where the device goes in and out of COR. During the transition to and from COR,  $I_{VM}$  and  $I_{VDD}$  change between values defined for normal operation and for COR operation. The sum of both current remains within limits specified in Section 6.5.






Figure 7-4. Cranking Operative Range

When  $V_{M\_UVLO} \le V_M \le V_{M\_OP}$ , it may be not possible to switch ON a channel that was previously OFF. All channels that are already ON keep their state unless they are switched OFF via SPI or via IN pins. An overview of channel behavior according to different  $V_M$  and  $V_{DD}$  supply voltages is shown in Table 7-2, Table 7-3 and Table 7-4 (the tables are valid after a successful power-up).

Table 7-2. Channel Control as function of  $V_M$  and  $V_{DD}$ 

10.010 1 =1 0.10.1110 1 00 10.100 10.10 1 1 MJ 0.100 1 DD				
	$V_{DD} \le V_{DD\_UVLO}$	$V_{DD} > V_{DD\_UVLO}$		
V <sub>M</sub> ≤ 3 V	Channels cannot be controlled	Channels cannot be controlled		
3 V < V <sub>M</sub> ≤ V <sub>M_OP</sub>	Channels cannot be controlled by SPI	Channels can be switched ON and OFF (SPI control)(R <sub>DS(ON)</sub> deviations possible)		
$V_{M} > V_{M\_OP}$	Channels cannot be controlled by SPI	Channels can be switched ON and OFF		

Table 7-3. Limp Home mode as function of  $V_M$  and  $V_{DD}$ 

	$V_{DD} \le V_{DD\_UVLO}$	$V_{DD} > V_{DD\_UVLO}$		
V <sub>M</sub> ≤ 3 V	Not available	Available (channels are OFF)		
$3 \text{ V} < \text{V}_{\text{M}} \leq \text{V}_{\text{M}OP}$	Available (R <sub>DS(ON)</sub> deviations possible)	Available (R <sub>DS(ON)</sub> deviations possible)		
$V_{M} > V_{M\_OP}$	Available	Available		

Table 7-4. SPI registers and SPI communication as function of  $V_M$  and  $V_{DD}$ 

	$V_{DD} \le V_{DD\_UVLO}$	V <sub>DD</sub> > V <sub>DD_UVLO</sub>
SPI Registers	Reset	Available
SPI Communication	Not available (f <sub>SCLK</sub> = 0 MHz)	Possible (f <sub>SCLK</sub> = 5 MHz)

#### 7.3.2.1 Modes of Operation

The device has the following operation modes:

· Sleep mode



- Idle mode
- · Active mode
- · Limp Home mode

The transition between operation modes is determined according to following levels and states:

- · nSLEEP pin logic level
- INx pins logic level
- ENx bits state
- ACT bit state
- EN\_PWM0 and EN\_PWM1 bits state

The state diagram including the possible transitions is shown in Figure 7-5. The behaviour of the device as well as some parameters may change according to the operation mode of the device. Also, due to the undervoltage detection circuitry, some changes within the same operation mode can be seen.




Figure 7-5. Mode of Operation State Diagram

The operation mode of the device can be observed by:

- Status of output channels
- Status of SPI registers
- Current consumption at VDD pin (I<sub>VDD</sub>)
- Current consumption at VM pin (I<sub>VM</sub>)

The default operation mode to switch ON the loads is Active mode. If the device is not in Active mode and a request to switch ON one or more outputs comes (via SPI or via Input pins), it will switch into Active or Limp Home mode, according to nSLEEP pin status.

The channel turn-ON time is as defined by parameter  $t_{ON}$  when the device is in Active mode or in Limp Home mode. In all other cases, it is necessary to add the transition time required to reach one of the two aforementioned Power Supply modes (as shown in Figure 7-6).






Figure 7-6. Mode Transition Timing

Table 7-5 shows the correlation between device operation modes,  $V_M$  and  $V_{DD}$  supply voltages, and state of the most important functions (channel control, SPI communication and SPI registers).

Table 7-5. Device function in relation to operation modes, V<sub>M</sub> and V<sub>DD</sub> voltages

rable 7 c. Bevice function in relation to operation modes, $v_{\rm M}$ and $v_{\rm DD}$ voltages						
Modes of Operation	Function	$V_{M}$ UVLO, $V_{DD} \le V_{DD\_UVLO}$	$V_{M}$ UVLO, $V_{DD}$ > $V_{DD\_UVLO}$	V <sub>M</sub> not in UVLO, V <sub>DD</sub> ≤ V <sub>DD_UVLO</sub>	V <sub>M</sub> not in UVLO, V <sub>DD</sub> > V <sub>DD_UVLO</sub>	
	Channels	Not available	Not available	Not available	Not available	
Sleep	SPI comm.	Not available	Not available	Not available	Not available	
	SPI registers	Reset	Reset	Reset	Reset	
	Channels	Not available	Not available	Not available	Not available	
Idle	SPI comm.	Not available	Yes	Not available	Yes	
	SPI registers	Reset	Yes	Reset	Yes	
	Channels	Not available	Not available	Yes, IN pins only	Yes	
Active	SPI comm.	Not available	Yes	Not available	Yes	
	SPI registers	Reset	Yes	Reset	Yes	
	Channels	Not available	Not available	Yes, IN pins only	Yes, IN pins only	
Limp Home	SPI comm.	Not available	Yes, read-only	Not available	Yes, read-only	
	SPI registers	Reset	Yes, read-only	Reset	Yes, read-only	

#### 7.3.2.1.1 Power-up

The Power-up condition is satisfied when one of the supply voltages ( $V_M$  or  $V_{DD}$ ) is applied to the device and the INx or nSLEEP pins are set to logic high. If  $V_M$  is above the threshold  $V_{M\_OP}$  or if  $V_{DD}$  is above the UVLO threshold, the internal power-on signal is set.

#### 7.3.2.1.2 Sleep mode

When the device is in Sleep mode, all outputs are OFF and the SPI registers are reset, independently from the supply voltages. The current consumption is minimum.

Submit Document Feedback



#### 7.3.2.1.3 Idle mode

In Idle mode, the current consumption of the device can reach the limits given by parameters  $I_{VDD\_IDLE}$  and  $I_{VM\_IDLE}$ , or by parameter  $I_{IDLE}$  for the whole device.

- The internal voltage regulator is working in this mode.
- Diagnosis functions are not available.
- The output channels are switched OFF, independently from the supply voltages.
- When V<sub>DD</sub> is available, the SPI registers are working and SPI communication is possible.
- In Idle mode the ERRx bits are not cleared for functional safety reasons.

#### 7.3.2.1.4 Active mode

Active mode is the normal operation mode of the device when no Limp Home condition is set and it is necessary to drive some or all loads. Voltage levels of  $V_{DD}$  and  $V_{M}$  influence the behavior as described in Table 7-5. Device current consumption is specified with  $I_{VDD\ ACT}$  and  $I_{VM\ ACT}$  ( $I_{ACT}$  for the whole device).

The device enters Active mode when nSLEEP pin is set to logic high and one of the input pins is set to logic high or one ENx bit is set to 1b

- If ACT bit is set to 0b, the device returns to Idle mode as soon as all inputs pins are set to logic low and ENx bits are set to 0b.
- If ACT is set to 1b, the device remains in Active mode independently of the status of input pins and ENx bits.
- An undervoltage condition on V<sub>DD</sub> supply brings the device into Idle mode, if all input pins are set to logic low.

Even if the registers MAP0 and MAP1 are both set to 00H but one of the input pins INx is set to logic high, the device goes into Active mode.

#### 7.3.2.1.5 Limp Home mode

The device enters Limp Home mode when nSLEEP pin is logic low and one of the input pins is set to logic high, switching ON the channel connected to it. SPI communication is possible but only in read-only mode (SPI registers can be read but cannot be written).

- · UVRVM is set to 1b
- MODE bits are set to 01b (Limp Home mode)
- TER bit is set to 1b on the first SPI command after entering Limp Home mode. Afterwards it works normally.
- · OLON and OLOFF bits are set to 0b
- · ERRx bits work normally
- OSMx bits can be read and work normally
- All other registers are set to their default value and cannot be programmed as long as the device is in Limp Home mode

See Table 7-3 for a detailed overview of supply voltage conditions required to switch ON channels 2 and 3 during Limp Home. All other channels are OFF.

A transmission of SPI commands during transition from Active to Limp Home mode or Limp Home to Active mode may result in undefined SPI responses.

#### 7.3.2.2 Reset condition

One of the following three conditions resets the SPI registers to the default value:

- V<sub>DD</sub> is not present or below the undervoltage threshold V<sub>DD</sub> UVLO
- nSLEEP pin is set to logic low
- A reset command (RST set to 1b) is executed
  - ERRx bits are not cleared by a reset command (for functional safety)
  - UVRVM bit is cleared by a reset command

In particular, all channels are switched OFF (if there are no input pin set to logic high) and the Input Mapping configuration is reset.



#### 7.3.3 Power Stage

The DRV81602-Q1 is an eight channels configurable, low-side, switch. The power stages are built by N-channel MOSFETs. The ON-state resistance  $R_{DS(ON)}$  depends on the supply voltage as well as the junction temperature  $T_J$ .

There are six auto-configurable channels which can be used either as low-side or as high-side switches. They adjust the diagnostic and protective functions according to their potential at drain and source automatically. For these channels a charge pump is connected to the output MOSFET gate.

In high-side configuration, the load is connected between ground and source of the FET (pins OUTx\_S, n = 2...7). The drains of the FETs (OUTx\_D, with "x" equal to the configurable channel number) can be connected to any potential between ground and VM. When the drain is connected to VM, the channel behaves like an high-side switch.

In low-side configuration, the source of the power transistors must be connected to GND pin potential (either directly or through a reverse current blocking diode).

The configuration can be chosen for each of these channels individually, therefore it is feasible to connect one or more channels in low-side configuration, while the remaining auto-configurable are used as high-side switches.

#### 7.3.3.1 Switching Resistive Loads

When switching resistive loads the following switching times and slew rates should be considered.




Figure 7-7. Switching a Resistive Load

## 7.3.3.2 Inductive Output Clamp

When switching off inductive loads, the voltage across the power switch rises to  $V_{DS\_CL}$  potential, because the inductance intends to continue driving the current. The voltage at output pins is not allowed to go below  $V_{OUT\ S\ CL}$ . The voltage clamping is necessary to prevent device damage.

The following figures show drawings of the clamp implementation. The maximum allowed load inductance is limited. The clamping structure protects the device in all operative modes (Sleep, Idle, Active, Limp Home).

Submit Document Feedback






Figure 7-8. Output Clamp for low-side channel




Figure 7-9. Output Clamp for auto-configurable channel

## 7.3.3.3 Maximum Load Inductance

During demagnetization of inductive loads, magnetic energy is dissipated in the DRV81602-Q1. Equation 1 shows how to calculate the energy for low-side switches, while Equation 2 can be used for high-side switches (auto-configurable switches can use all equations, depending on the load position):

$$E = V_{DS\_CL} \times \left[ \frac{V_M - V_{DS\_CL}}{R_L} \times \ln \left( 1 - \frac{R_L \times I_L}{V_M - V_{DS\_CL}} \right) + I_L \right] \times \frac{L}{R_L}$$
(1)

$$E = (V_M - V_{OUTS\_CL}) \times \left[ \frac{V_{OUTS\_CL}}{R_L} \times \ln\left(1 - \frac{R_L \times I_L}{V_{OUTS\_CL}}\right) + I_L \right] \times \frac{L}{R_L}$$
 (2)



The maximum energy, which is converted into heat, is limited by the thermal design of the component. The EAR value provided in Section 6.5 assumes that all channels can dissipate the same energy when the inductances connected to the outputs are demagnetized at the same time.

#### 7.3.3.4 Reverse Current Behavior

During reverse current  $(V_{OUTx\ S} > V_{OUTx\ D})$  in high-side configuration or  $(V_{OUTx} > V_{Mx})$ , the affected channels stay in ON or in OFF state. Furthermore, during applied reverse currents the ERRx bit can be set if the channel is in ON state and the over temperature threshold is reached.

The general functionality (switch ON and OFF, protection, diagnostic) of unaffected channels is not influenced by reverse currents applied to other channels. Parameter deviations are possible especially for the following ones (Over Temperature protection is not influenced):

- Switching capability: t<sub>ON</sub>, t<sub>OFF</sub>, SR<sub>ON</sub>, SR<sub>OFF</sub>
- Protection:  $I_{L OCP0}$ ,  $I_{L OCP1}$
- Diagnostic:  $V_{DS\ OL}$  ,  $V_{OUT\ OL}$  ,  $V_{OUT\ S\ OL}$  ,  $I_{L\ OL}$

Reliability in Limp Home condition for the unaffected channels is unchanged.

#### Note

No protection mechanism like temperature protection or over load protection is active during applied reverse currents. Reverse currents cause power losses inside the FET, which increase the overall device temperature. This could lead to a switch OFF of unaffected channels due to Over Temperature.

## 7.3.3.5 Switching Channels in parallel

In case of a short circuit with channels in parallel, it may happen that the two channels switch OFF asynchronously, therefore bringing an additional thermal stress to the channel that switches OFF last. In order to avoid this condition, it is possible to configure in the SPI registers the parallel operation of two neighbour channels (using PAR bits). When operating in this mode, the fastest channel to react to an OverLoad or Over Temperature condition will deactivate also the other channel. The inductive energy that two parallel channels can handle is lower than twice the single channel energy. It is possible to synchronize the following couple of channels together:

- channel 0 and channel 2 → PAR0 set to 1b
- channel 1 and channel 3 → PAR1 set to 1b
- channel 4 and channel 6 → PAR2 set to 1b
- channel 5 and channel 7 → PAR3 set to 1b

The synchronization bits influence only how the channels react to Overcurrent or Over Temperature conditions. Synchronized channels have to be switched ON and OFF individually by the microcontroller.

## 7.3.3.6 Bulb Inrush Mode (BIM)

Sometimes one or more of the outputs of the device need to drive capacitive loads such as lamps or electronic loads. In such scenarios, after the switch is turned ON, the inrush current can reach the overload current threshold, thereby latching the channel OFF. In normal operation the device waits until the microcontroller sends an SPI command to clear the latches (CLRx bits) allowing the channel to turn ON again. Usually this delay is too long to start up the capacitive load.

If the corresponding bit BIMx is set to 1b, in case the channel reaches the overload current threshold or the overtemperature threshold and latches OFF, it restarts automatically after a time tinglish, allowing the load to go out of the inrush phase. A time diagram is shown in Figure 7-10. As shown, the counter starts when the channel is switched ON. Every channel switch OFF (independently from the entity controlling the channel) resets the bit BIMx to 0b.

While BIMx bits are set to 1b, ERRx bits may be also set to 1b but this doesn't latch the channel OFF.

Product Folder Links: DRV81602-Q1



An internal timer sets the BIMx bits back to 0b after 40 ms (parameter  $t_{BIM}$ ) to prevent an excessive thermal stress to the channel, especially in case of short circuit at the output.

The device allows a per-channel selection of Bulb Inrush Mode (BIM) in order to be flexible without any reliability risk.




Figure 7-10. Bulb Inrush Mode (BIM) operation

#### 7.3.3.7 Integrated PWM Generator

The device has two independent integrated PWM generators. Each PWM generator can be assigned to one or more channels, and can be programmed with a different duty cycle and frequency.

Both PWM generators refer to a base frequency  $f_{\text{INT}}$  generated by an internal oscillator. This base frequency can be adjusted using FPWM bits as described below.

**Table 7-6. FPWM Settings** 

FPWM Bits	Delta to f <sub>INT</sub>
0000Ь	Reserved
0001b	-37.2%
0010b	-31.9%
0011b	-26.9%
0100b	-21%
0101b	-15.5%
0110b	-10.9%
0111b	-5.8%
1000Ь	-
1001b	+4.3%
1010b	+8.9%
1011b	+14%
1100b	+19.5%
1101b	+25.6%
1110b	+32.4%



# **Table 7-6. FPWM Settings (continued)**

1111b	+40%
-------	------

For each PWM generator, four parameters can be set:

- Duty cycle (bits DC0 for PWM Generator 0)
  - 8 bits are available to achieve 0.39% duty cycle resolution
  - When the micro-controller programs a new duty cycle, the PWM generator waits until the previous cycleis completed before using the new duty cycle (this happens also when the duty cycle is either 0% or100% the new duty cycle is taken with the next PWM cycle)
  - The maximum duty cycle achievable is 99.61% (DC0 set to 111111111b). It is possible toachieve 100% by setting FREQ0 to 11b.
- Frequency (bits FREQ0, FREQ1, FCTR0 and FCTR1 select the divider for f<sub>INT</sub> to achieve the needed duty cycle)

Table 7-7. PWM Frequency Selection for PWM generator 0

FCTR0	FREQ0	PWM Frequency
0b	00b	f <sub>INT</sub> /1024 (corresponding to 100 Hz)
0b	01b	f <sub>INT</sub> /512 (corresponding to 200 Hz)
0b	10b	f <sub>INT</sub> /256 (corresponding to 400 Hz)
1b	00b	f <sub>INT</sub> /128 (corresponding to 800 Hz)
1b	01b	f <sub>INT</sub> /64 (corresponding to 1600 Hz)
1b	10b	f <sub>INT</sub> /51.2 (corresponding to 2000 Hz)

Table 7-8. PWM Frequency Selection for PWM generator 1

FCTR1	FREQ1	PWM Frequency
0b	00b	f <sub>INT</sub> /1024 (corresponding to 100 Hz)
0b	01b	f <sub>INT</sub> /512 (corresponding to 200 Hz)
0b	10b	f <sub>INT</sub> /256 (corresponding to 400 Hz)
1b	00b	f <sub>INT</sub> /128 (corresponding to 800 Hz)
1b	01b	f <sub>INT</sub> /64 (corresponding to 1600 Hz)
1b	10b	f <sub>INT</sub> /51.2 (corresponding to 2000 Hz)

- Channel output control and mapping registers PWM OUT and MAP PWM
  - Any channel can be mapped to each PWM Generator
  - Together with 2 parallel input it is possible to have 4 independent PWM groups of channels with loweffort from the point of view of micro-controller resources and SPI data traffic.

Figure 7-11 expands the concept shown in adding the PWM Generators.

Product Folder Links: DRV81602-Q1






Figure 7-11. PWM Generator Mapping

## 7.3.4 Protection and Diagnostics

The device supports multiple protection features, discussed in detail in the subsequent sections. The SPI interface provides diagnosis information about the device and the load status. Each channel diagnosis information is independent from other channels. An error condition on one channel has no influence on the diagnostic of other channels in the device (unless configured to work in parallel, see Section 7.3.3.5 for more details).

#### 7.3.4.1 Undervoltage on V<sub>M</sub>

Between  $V_{M\_UVLO}$  and  $V_{M\_OP}$  the undervoltage mechanism is triggered. If the device is operating and the supply voltage drops below the undervoltage threshold  $V_{M\_UVLO}$ , the logic sets the bit UVRVM to 1b. As soon as the supply voltage  $V_{M}$  is above the minimum voltage operating threshold  $V_{M\_OP}$ , the bit UVRVM is set to 0b after the first Standard Diagnosis readout. Undervoltage condition on VM influences the status of the channels, as described in Section 7.3.2. Figure 7-12 shows the undervoltage behavior.






Figure 7-12. V<sub>M</sub> Undervoltage Behavior

#### 7.3.4.2 Overcurrent Protection

The device is protected in case of overcurrent or short circuit of the load. There are two overcurrent thresholds (see Figure 7-13):

- I<sub>L OCP0</sub> between channel switch ON and t<sub>OCPIN</sub>
- I<sub>L OCP1</sub> after t<sub>OCPIN</sub>

The values of  $I_{L\_OCP0}$  and  $I_{L\_OCP1}$  depend on the OCP bit. Every time the channel is switched OFF for a time longer than 2 \*  $t_{SYNC}$  the over load current threshold is set back to  $I_{L\_OCP0}$ .




Figure 7-13. Overcurrent Threshold

In case the load current is higher than  $I_{L\_OCP0}$  or  $I_{L\_OCP1}$ , after time  $t_{OFF\_OCP}$  the over loaded channel is switched OFF and the diagnosis bit ERRx is set. The channel can be switched ON after clearing the protection latch by setting the corresponding CLRx bit to 1b. This bit is set back to 0b internally after de-latching the channel. Please refer to Figure 7-14 for details.

Submit Document Feedback






Figure 7-14. Latch OFF at Overcurrent

#### 7.3.4.3 Over Temperature Protection

A temperature sensor is integrated for each channel, causing an overheated channel to switch OFF to prevent destruction. The according diagnosis bit ERRx is set (combined with Over Load protection). The channel can be switched ON after clearing the protection latch by setting the corresponding CLRx bit to 1b. This bit is set back to 0b internally after de-latching the channel.

## 7.3.4.4 Over Temperature Warning

If the die temperature exceeds the trip point of the overtemperature warning (T<sub>OTW</sub>), the OTW bit is set in the SPI register. The device performs no additional action and continues to function.

When the die temperature falls below the hysteresis point (T<sub>HYS\_OTW</sub>) of the overtemperature warning, the OTW bit clears automatically.

#### 7.3.4.5 Over Temperature and Overcurrent Protection in Limp Home mode

When the device is in Limp Home mode, channels 2 and 3 can be switched ON using the input pins. In case of Overcurrent, Short Circuit or Over Temperature the channels switch OFF. If the input pins remain logic high, the channels restart with the following timings:

- 10 ms (first 8 retries)
- 20 ms (following 8 retries)
- 40 ms (following 8 retries)
- 80 ms (as long as the input pin remains logic high and the error is still present)

If at any time the input pin is set to logic low for longer than 2\*t<sub>SYNC</sub>, the restart timer is reset. At the next channel activation while in Limp Home mode the timer starts from 10 ms again. See Figure 7-15 for details. Overcurrent thresholds behave as described in Section 7.3.4.2.






Figure 7-15. Restart Timer in Limp Home

#### 7.3.4.6 Reverse Polarity Protection

In Reverse Polarity (also known as Reverse Battery) condition, power dissipation is caused by the body diode of each FET (for Low-Side channels and for auto-configurable channels used as Low-Side switches), while auto-configurable channels used as High-Side switches are turned on to reduce power loss. Each ESD diode of the logic and supply pins contributes to total power dissipation. The reverse current through the channels has to be limited by the connected loads. The current through digital power supply (VDD) and input pins has to be limited as well (please refer to Section 6.1).

#### Note

No protection mechanism like temperature protection or current limitation is active during reverse polarity.

#### 7.3.4.7 Over Voltage Protection

In the case of supply voltages between  $V_{M\_SC}$  and  $V_{M\_LD}$  the output MOSFETs are still operational and follow the input pins or the EN bits.

In addition to the output clamp for inductive loads as described in Section 7.3.3.2, there is a clamp mechanism available for over voltage protection for the logic and all channels, monitoring the voltage between VM and GND pins  $(V_{M AZ})$ .

# 7.3.4.8 Output Status Monitor

The device compares each channel V<sub>DS</sub> with V<sub>OSM</sub> (for low-side switch configuration), V<sub>OUT S</sub> with V<sub>OSM</sub> (for high-side switch configuration) and sets the corresponding OSMx bits accordingly. The bits are updated every time OSM register is read.

- $V_{DS} < V_{OSM} \rightarrow OSMx = 1b$  (low-side switch configuration)  $V_{OUT\_S} > V_{OSM} \rightarrow OSMx = 1b$  (high-side switch configuration)

A diagnosis current IOI in parallel to the power switch can be enabled by programming the IOLx bit, which can be used for Open Load at OFF detection. Each channel has its dedicated diagnosis current source. If the diagnosis current  $I_{OL}$  is enabled or if the channel changes state (ON  $\rightarrow$  OFF or OFF  $\rightarrow$  ON) it is necessary to wait a time t<sub>OSM</sub> for a reliable diagnosis. Enabling I<sub>OL</sub> current sources increases the current consumption of the device. Even if an Open Load is detected, the channel is not latched OFF.

See Figure 7-16 for a timing overview (the values of IOLx refer to a channel in normal operation properly connected to the load).

Submit Document Feedback






Figure 7-16. Output Status Monitor timing

Output Status Monitor diagnostic is available when  $V_M = V_{M-NOR}$  and  $V_{DD} \ge V_{DD-UVLO}$ .

Due to the fact that Output Status Monitor checks the voltage level at the outputs in real time, for Open Load in OFF diagnostic it is necessary to synchronize the reading of OSM register with the OFF state of the channels.

The following figures show how Output Status Monitor is implemented at concept level.




Figure 7-17. Output Status Monitor - Low-side Channels




Figure 7-18. Output Status Monitor - Auto-configurable Channel as High-side






Figure 7-19. Output Status Monitor - Auto-configurable Channel as Low-side

In Standard Diagnosis the bit OLOFF represents the OR combination of all OSMx bits for all channels in OFF state which have the corresponding current source I<sub>OL</sub> activated.

When the DISOL bit is 1b, open load detection is disabled by disabling all the I<sub>OL</sub> current sources.

## 7.3.4.9 Open Load Detection in ON State

Each high-side switch and auto-configurable channels used as high-side switch can detect Open Load at ON state, which can be controlled by programming the EN\_OLON bits. Open Load at ON feature is not active by default after a reset. The device compares  $I_{L SX}$  with  $I_{L OL}$  and sets the OLONx bits accordingly:

$$I_{L Sx} < I_{L OL} \rightarrow OLONx = 1b \text{ if } V_{OUTx S} > V_{OUT S OL}$$

## 7.3.4.9.1 Open Load at ON - direct channel diagnosis

When EN\_OLON bits are programmed for a specific channel (0010b to 0111b), the internal multiplexer checks for Open Load at ON condition for the selected channel. It is recommended that the channel is ON for at least  $t_{ON}$  before activating the diagnosis. After a time  $t_{OLONSET}$  the corresponding OLONx bit for the selected channel is available. All the other bits in the OLONx register are set to default (0b). The bits are updated every time the register is read.

When a channel is selected, the corresponding OLONx bit content is also shown in the Standard Diagnosis (bit OLON). In case of several register readouts in sequence, the register content is updated at every read request from microcontroller.

#### 7.3.4.9.2 Open Load at ON - diagnosis loop

When EN\_OLON bits are programmed with the value 1010b, the device starts a diagnosis loop where all auto-configurable (when used as high-side switches) channels are checked for Open Load at ON. First the internal logic checks all channels which are directly driven by the micro-controller and not configured to be driven by the internal PWM generator, then the internal logic checks all channels which are configured to be driven by the internal PWM generator.

- Diagnosis sequence for channels driven directly by the micro-controller
  - First channel checked: channel 2. It is recommended that the channels are ON at least t<sub>ON</sub> before enabling the diagnosis loop.
  - After a time t<sub>OLONSET</sub> + t<sub>SYNC</sub> the diagnosis for the first channel is completed (OLONx bit is updated)
  - The internal multiplexer is set to the next channel. After a time t<sub>OLONSW</sub> + t<sub>SYNC</sub> the diagnosis is completed (OLONx bit is updated) for the selected channel. This step is repeated for all remaining directly driven channels.
  - If one channel is OFF when the diagnosis is performed, the corresponding OLONx is set to 0b

Submit Document Feedback



- Diagnosis sequence for channels driven by the internal PWM Generators
  - These channels are checked only after all channels directly driven by micro-controller are checked
  - Channels mapped to PWM Generator 0 are checked first
  - After a time t<sub>OLONSET</sub> the channel activation (switch ON) is the trigger event to perform Open Load at ON diagnosis for the first channel
  - After a time t<sub>ONMAX</sub> + t<sub>OLONSW</sub> the diagnosis for the first channel is completed (OLONx bit is updated)
  - The internal multiplexer is set to the next channel. After a time t<sub>OLONSW</sub> the diagnosis is completed (OLONx bit is updated) for the currently selected channel. This step is repeated for all remaining PWM generator driven channels.
  - If the channel is in OFF state during the PWM period, the internal logic waits for the ON state to perform the diagnosis. After a time t<sub>ONMAX</sub> + t<sub>OLONSW</sub> the diagnosis for that channel is completed.
  - The minimum ON time for a reliable diagnosis is  $> t_{ONMAX} + t_{OLONSW}$ . If the ON time is  $< t_{ONMAX} + t_{OLONSW}$  the corresponding OLONx is set to 0b.

When the loop finishes, EN\_OLON bits are set back to 1111b (default value) and OLONx bits save the last diagnosis loop result. It is necessary to start another diagnosis loop to update the register content.

#### 7.3.4.9.3 OLON bit

The OLON bit can assume the following values:

- 0b = no Open Load at ON state detected, or the channel is OFF when the diagnosis is performed
- 1b = Open Load at ON state detected

According to the setting of EN\_OLON, different information are reported in the Standard Diagnosis.

- EN\_OLON set to 0010b to 0111b: The OLON bit shows the Open Load at ON state diagnosis performed on the selected channel. The information is updated at every Standard Diagnosis readout.
- EN\_OLON set to 1010b : the OLON bit shows the OR combination of all bits in OLONx register. The information is updated while the diagnosis loop is running.
- EN\_OLON set to 1111b: the OLON bit shows the result of the latest diagnosis loop performed. It is necessary
  to start another diagnosis loop to update the information.
- EN\_OLON set to any other value: The OLON bit is set to 0b. These values of EN\_OLON bits are reserved and should not be used in the application.

## 7.3.5 SPI Communication

The serial peripheral interface (SPI) is a full duplex synchronous serial follower interface, which uses four lines: SDO, SDI, SCLK and nSCS. Data is transferred by the lines SDI and SDO at the rate given by SCLK. The falling edge of nSCS indicates the beginning of an access. Data is sampled in on line SDI at the falling edge of SCLK and shifted out on line SDO at the rising edge of SCLK. Each access must be terminated by a rising edge of nSCS.

A modulo 8/16 counter ensures that data is taken only when a multiple of 8 bit has been transferred after the first 16 bits. Otherwise a TER bit is asserted. In this way the interface provides daisy chain capability with 16 bit as well as with 8 bit SPI devices.

#### 7.3.5.1 SPI Signal Description

## 7.3.5.1.1 Chip Select (nSCS)

The microcontroller selects the device by means of the nSCS pin. Whenever the pin is in logic low state, data transfer can take place. When nSCS is in logic high state, any signals at the SCLK and SDI pins are ignored and SDO is forced into a high impedance state.

## 7.3.5.1.1.1 Logic high to logic low Transition

The requested information is transferred into the shift register.



- SDO changes from high impedance state to logic high or logic low state depending on the logic OR combination between the transmission error flag (TER) and the signal level at pin SDI. This allows to detect a faulty transmission even in daisy chain configuration.
- If the device is in Sleep mode, SDO pin remains in high impedance state and no SPI transmission occurs.

#### 7.3.5.1.1.2 Logic low to logic high Transition

- Command decoding is only done, when after the falling edge of nSCS exactly a multiple (1, 2, 3, ...) of eight SCLK signals have been detected after the first 16 SCLK pulses. In case of faulty transmission, the transmission error bit (TER) is set and the command is ignored.
- Data from shift register is transferred into the addressed register.

# 7.3.5.1.2 Serial Clock (SCLK)

This input pin clocks the internal shift register. The serial input (SDI) transfers data into the shift register on the falling edge of SCLK while the serial output (SDO) shifts diagnostic information out on the rising edge of the serial clock. It is essential that the SCLK pin is in logic low state whenever chip select nSCS makes any transition, otherwise the command may be not accepted.

#### 7.3.5.1.3 Serial Input (SDI)

Serial input data bits are shift-in at this pin, the most significant bit first. SDI information is read on the falling edge of SCLK. The input data consists of two parts, control bits followed by data bits.

## 7.3.5.1.4 Serial Output (SDO)

Data is shifted out serially at this pin, the most significant bit first. SDO is in high impedance state until the nSCS pin goes to logic low state. New data appears at the SDO pin following the rising edge of SCLK.

#### 7.3.5.2 Daisy Chain Capability

The SPI provides daisy chain capability. In this configuration several devices are activated by the same nSCS signal MCSN. The SDI line of one device is connected with the SDO line of another device, in order to build a chain. The end of the chain is connected to the output and input of the master device, MO and MI respectively. The leader device provides the clock MCLK which is connected to the SCLK line of each device in the chain.

In the SPI block of each device, there is one shift register where each bit from SDI line is shifted in each SCLK. The bit shifted out occurs at the SDO pin. After sixteen SCLK cycles, the data transfer for one device is finished.

In single chip configuration, the nSCS line must turn logic high to make the device acknowledge the transferred data. In daisy chain configuration, the data shifted out at device 1 has been shifted in to device 2. When using three devices in daisy chain, several multiples of 8 bits have to be shifted through the devices (depending on how many devices with 8 bit SPI and how many with 16 bit SPI). After that, the MCSN line must turn logic high.

#### 7.3.5.3 SPI Protocol

The relationship between SDI and SDO content during SPI communication is shown in Figure 7-20. SDI line represents the frame sent from the microcontroller and SDO line is the answer provided by the device.




Figure 7-20. Relationship between SDI and SDO during SPI communication

The SPI protocol provides the answer to a command frame only with the next transmission triggered by the microcontroller. Although the biggest majority of commands and frames implemented in the device can be decoded without the knowledge of what happened before, it is advisable to consider what the microcontroller sent in the previous transmission to decode the response frame completely. The sequence of commands to read and write the content of a register looks as follows:

Product Folder Links: DRV81602-Q1



Figure 7-21. Register content sent back to microcontroller

There are 3 special situations where the frame sent back to the microcontroller is not related directly to the previous received frame:

- In case an error in transmission happened during the previous frame (for instance, the clock pulses were not multiple of 8 with a minimum of 16 bits), shown below.
- When the logic supply comes out of Power-On reset condition or after a Software Reset, as shown below.
- In case of command syntax errors
  - write command starting with 11b instead of 10b
  - read command starting with 00b instead of 01b
  - read or write commands on registers which are reserved or not used




Figure 7-22. Response after a error in transmission




Figure 7-23. Response after coming out of Power-On reset at V<sub>DD</sub>




Figure 7-24. Response after a command syntax error

A summary of all possible SPI commands is presented below, including the answer that the device sends back at the next transmission.

Table 7-9. SPI Command summary

Requested Operation	Frame sent to SDI pin	Frame received from SDO pin with the next command				
Read Standard Diagnosis	0xxxxxxxxxxxxx01b (xxxxxxxxxxxxb = don 't care)	0dddddddddddddd (Standard Diagnosis)				
Write 10 bit register	10pppprrrrrrrrb where: ppppb = register address ADDR0, rrrrrrrrrb = new register content	0dddddddddddddd (Standard Diagnosis)				



## Table 7-9. SPI Command summary (continued)

Read 10 bit registers	01ppppxxxxxxxxx10b where: ppppb = register address ADDR0, xxxxxxxxb = don't care	10pppprrrrrrrrb where: ppppb = register address ADDR0c, rrrrrrrrrb = register content
Write 8 bit register	10ppppqqrrrrrrrb where: ppppb = register address ADDR0, qqb = register address ADDR1, rrrrrrrb = new register content	0dddddddddddddb (Standard Diagnosis)
Read 8 bit registers	01pppppqqxxxxxx10b where: ppppb = register address ADDR0, qqb = register address ADDR1, xxxxxxxb = don't care	10ppppqqrrrrrrrb where: ppppb = register address ADDR0c, qqb = register address ADDR1, rrrrrrrb = register content

"p" = address bits for ADDR0 field, "q" = address bit for ADDR1 field, "r" = register content, "d" = diagnostic bit

## 7.3.5.4 SPI Registers

All registers except PWM0 and PWM1 have the following structure -

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	Default
R = 0			ADI	DR0		ADI	ADDR1		DATA							XXXXH
W = 1	W = 0															

# PWM0 and PWM1 registers have the following structure -

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	Default
R = 0 W = 1	R = 1 W = 0		ADI	DR0						DATA	A					XXXXH

All registers with addresses not mentioned in subsequent sections have to be considered as reserved. Read operations performed on those registers return the Standard Diagnosis. The column Default indicates the content of the register (8 bits) after a reset.

## 7.3.5.4.1 Standard Diagnosis Register

## Table 7-10. Standard Diagnosis Register

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	Default
0	UVRVM	0	МО	DE	TER	OL ON	OLOFF	ERR7	ERR6	ERR5	ERR4	ERR3	ERR2	ERR1	ERR0	5800h

# Table 7-11. Standard Diagnosis Register Description

Field	Bits	Туре	Description
UVRVM	14	R	VM Undervoltage monitor  - 0b: No undervoltage condition on VM detected  - 1b (default): There was at least one VM Undervoltage condition since last Standard Diagnosis readout
MODE	12-11	R	Mode of operation monitor  - 00b: Reserved  - 01b: Limp Home Mode  - 10b: Active Mode  - 11b (default): Idle Mode

Product Folder Links: DRV81602-Q1



## **Table 7-11. Standard Diagnosis Register Description (continued)**

			Standard Blagnoolo Rogistor Bosonption (continuou)
TER	10	R	Transmission error  Ob: Previous transmission was successful (modulo 16 + n*8 clocks received, where n = 0, 1, 2)  1b (default): Previous transmission failed. The first frame after a reset is TER set to 1b and the INST register. The second frame is the Standard Diagnosis with TER set to 0b (if there was no fail in the previous transmission)
OLON	9	R	Open Load at ON State diagnosis  Ob (default): No Open Load at ON detected  1b: Open Load at ON detected
OLOFF	8	R	<ul> <li>Open load in OFF diagnosis</li> <li>Ob (default): All channels in OFF state (which have IOLx bit set to 1b) have V<sub>DS</sub> &gt; V<sub>OSM</sub> (for low-side configuration) or V<sub>OUT_S</sub> &lt; V<sub>OSM</sub> (for high-side configuration)</li> <li>1b: At least one channel in OFF state (with IOLx bit set to 1b) has V<sub>DS</sub> &gt; V<sub>OSM</sub> (for low-side configuration) or V<sub>OUT_S</sub> &lt; V<sub>OSM</sub> (for high-side configuration).</li> <li>Channels in ON state are not considered.</li> </ul>
ERRx	7-0	R	Overload / Over temperature Diagnosis of Channel x  - 0b (default): No failure detected  - 1b: Over temperature or overload

#### 7.3.5.4.2 Output control register

# Table 7-12. Output Control Register

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	Default
R = 0 W = 1	R = 1 W = 0		00	00		0	0	EN7	EN6	EN5	EN4	EN3	EN2	EN1	EN0	00h

## **Table 7-13. Output Control Register Description**

Field	Bits	Туре	Description			
ENx	7-0	RW	Output x control register  Ob (default): Output x is OFF  1b: Output is ON			

## 7.3.5.4.3 Bulb Inrush Mode Register

#### Table 7-14. Bulb Inrush Mode Register

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	Default
R = 0	R = 1		00	00		01 BIM7 BIM6 BIM5			BIM4	BIM3	BIM2 BIM	DIMA	BIM0	00h		
W = 1	W = 0		00	00		01 E		DIIVI	DIIVIO	DIIVIO	DIIVI4	DIIVIS	DIIVIZ	DIIVI	DIIVIU	OOH

#### Table 7-15. Bulb Inrush Mode Register Description

Field	Bits	Туре	Description
BIMx	7-0	RW	Bulb Inrush Mode register  Ob (default): Output latches OFF in case of errors  1b: Output restarts automatically in case of errors



#### 7.3.5.4.4 Input 0 Mapping Register

#### Table 7-16. Input 0 Mapping Register

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	Default
R=	R=															
0	1	0001				00		MAP07	MAP06	MAP05	MAP04	MAP03	MAP02	MAP01	MAP00	04h
W =	W =					00	J	IVIAI 07	IVIAI 00	IVIAI 03	IVIAI 04	IVIAI 03	IVIAI UZ	IVIAI OI	IVIAI 00	0411
1	0															

## Table 7-17. Input 0 Mapping Register Description

Field	Bits	Туре	Description
MAP0x	7-0	RW	Input pin 0 Mapping register
			0b (default): Output x is not connected to the input pin 0
			1b: The output is connected to the input pin
			Note: Channel 2 has the corresponding bit set to 1b by default

#### 7.3.5.4.5 Input 1 Mapping Register

#### Table 7-18. Input 1 Mapping Register

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	Default
R=	R=															
0	1	0001		01		MAP17	MAP16	MAP15	MAP14	MAP13	MAP12	MAP11	MAP10	08h		
W =	W =	0001		0	'	IVIAI II	IVIAI 10	IVIALIS	IVIAI 14	IVIAI 13	IVIAI 12	IVIALLI	IVIALIO	0011		
1	0															

# Table 7-19. Input 1 Mapping Register Description

Field	Bits	Туре	Description				
MAP1x	7-0	RW	Input pin 1 Mapping register				
			b (default): Output x is not connected to the input pin 1				
			1b: The output is connected to the input pin				
			Note: Channel 3 has the corresponding bit set to 1b by default				

#### 7.3.5.4.6 Input Status Monitor Register

This is the first register transmitted after a reset of the logic

# Table 7-20. Input Status Monitor Register

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	Default
0	1	0001			10		TER		F	RSVD			INST1	INST0	00h	

## Table 7-21. Input Status Monitor Register Description

Field	Bits	Туре	Description
TER	7		0b: Previous transmission was successful (modulo 16 + n*8 clocks received, where n = 0, 1, 2) 1b (default): Previous transmission failed
RSVD	6-2	R	Reserved
INST1	1	R	0b (default): IN1 pin is set to logic low 1b: IN1 pin is set to logic high



# **Table 7-21. Input Status Monitor Register Description (continued)**

INST0	0	R	0b (default): IN0 pin is set to logic low
			1b: IN0 pin is set to logic high

#### 7.3.5.4.7 Open Load Current Control Register

#### Table 7-22. Open Load Current Control Register

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	Default
R = 0 W = 1	R = 1 W = 0		00	10		00	)	IOL7	IOL6	IOL5	IOL4	IOL3	IOL2	IOL1	IOL0	00h

#### Table 7-23. Open Load Current Control Register Description

Field	Bits	Туре	Description
IOLx	7-0		0b (default): IOL current source for channel x not enabled
			1b: IOL current source for channel x enabled

#### 7.3.5.4.8 Output Status Monitor Register

#### **Table 7-24. Output Status Monitor Register**

	5	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	Default
(	0	1		00	10		0	1	OSM7	OSM6	OSM5	OSM4	OSM3	OSM2	OSM1	OSM0	00h

# Table 7-25. Output Status Monitor Register Description

			i
Field	Bits	Туре	Description
OSMx	7-0	R	0b (default): For channel x, V <sub>DS</sub> > V <sub>OSM</sub> (for low-side configuration) or V <sub>OUT_S</sub> < V <sub>OSM</sub> (for
			high-side configuration)
			1b: For channel x, $V_{DS} < V_{OSM}$ (for low-side configuration) or $V_{OUT\_S} > V_{OSM}$ (for high-side
			configuration)

#### 7.3.5.4.9 Open Load at ON Register

This feature is not active for channels configured as Low-Side switches.

#### Table 7-26. Open Load at ON Register

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	Default
R = 0 W = 1	R = 1 W = 0		00	10		1	0	OLON7	OLON6	OLON5	OLON4	OLON3	OLON2	RSVD	RSVD	00h

## Table 7-27. Open Load at ON Register Description

			- · · · · · · · · · · · · · · · · · · ·
Field	Bits	Туре	Description
OLONx	7-2		0b (default): normal operation or diagnosis performed on channel OFF 1b: Open Loaad at ON detected
RSVD	1-0	R	Reserved, default 00b.

#### 7.3.5.4.10 EN OLON Register

#### Table 7-28. EN\_OLON Register

										_	_						
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	Default	



# Table 7-28. EN\_OLON Register (continued)

R = 0	R = 1						
W =	W =	0010	11	RSVD	EN_OLON	0Fh	
1	0						

Table 7-29. EN OLON Register Description

Field	Bits	Туре	Description
RSVD	7-4	RW	Reserved
EN_OLON	3-0	RW	<ul> <li>0000b: reserved</li> <li>0001b: Open Load at ON diagnostic active on channel 2</li> <li>0011b: Open Load at ON diagnostic active on channel 3</li> <li>0100b: Open Load at ON diagnostic active on channel 4</li> <li>0101b: Open Load at ON diagnostic active on channel 5</li> <li>0110b: Open Load at ON diagnostic active on channel 6</li> <li>0111b: Open Load at ON diagnostic active on channel 7</li> <li>1000b: reserved</li> <li>1001b: open Load at ON diagnostic active on channel 7</li> <li>1001b: reserved</li> <li>1011b: reserved</li> <li>1100b: reserved</li> <li>1100b: reserved</li> <li>1110b: reserved</li> <li>1111b (default): Open Load at ON diagnostic not active</li> </ul>

## 7.3.5.4.11 Configuration Register

#### **Table 7-30. Configuration Register**

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	Default
R = 0 N = 1			00	)11		00	0	ACT	RST	DISOL	ОСР	PAR3	PAR2	PAR1	PAR0	00h

#### **Table 7-31. Configuration Register Description**

Field	Bits	Туре	Description
ACT	7	RW	0b (default): Normal operation or device leaves Active Mode 1b: Device enters Active Mode
RST	6	RW	0b (default): Normal operation 1b: Execute Reset command (self clearing)
DISOL	5	RW	0b (default): Open load at OFF detection is enabled 1b: Open load at OFF detection is disabled
OCP	4	RW	0b (default): Overcurrent protection current profile 1 1b: Overcurrent protection current profile 2
PAR3	3	RW	0b (default): Normal operation 1b: Channel 5 and 7 have Over Load and Over Temperature synchronized
PAR2	2	RW	0b (default): Normal operation 1b: Channel 4 and 6 have Over Load and Over Temperature synchronized
PAR1	1	RW	0b (default): Normal operation 1b: Channel 1 and 3 have Over Load and Over Temperature synchronized



## **Table 7-31. Configuration Register Description (continued)**

PAR0	0	RW	0b (default): Normal operation
			1b: Channel 0 and 2 have Over Load and Over Temperature synchronized

## 7.3.5.4.12 Output Clear Latch Register

# Table 7-32. Output Clear Latch Register

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	Default
R = 0 W = 1	R = 1 W = 0		00	)11		01	1	CLR7	CLR6	CLR5	CLR4	CLR3	CLR2	CLR1	CLR0	00h

# Table 7-33. Output Clear Latch Register Description

Field	Bits	Туре	Description
CLRx	7-0	RW	0b (default): Normal operation 1b: Clear the error latch for the selected output

#### 7.3.5.4.13 FPWM Register

# Table 7-34. FPWM Register

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	Default
R = 0 W = 1			00	)11		10	)		FP	WM		FCTR1	FCTR0	EN_PW M1	EN_PW M0	80h

# **Table 7-35. FPWM Register Description**

Field	Bits	Туре	Description
FPWM	7-4	Type RW	0000b: Reserved     0001b: base frequency f <sub>INT</sub> - 37.2%     0010b: base frequency f <sub>INT</sub> - 31.9%     0011b: base frequency f <sub>INT</sub> - 26.9%     0100b: base frequency f <sub>INT</sub> - 21.0%     0101b: base frequency f <sub>INT</sub> - 15.5%     0110b: base frequency f <sub>INT</sub> - 10.9%     0111b: base frequency f <sub>INT</sub> - 5.8%     1000b (default): base frequency f <sub>INT</sub> 1001b: base frequency f <sub>INT</sub> + 4.3%     1010b: base frequency f <sub>INT</sub> + 8.9%
			<ul> <li>1011b: base frequency f<sub>INT</sub> + 14.0%</li> <li>1100b: base frequency f<sub>INT</sub> + 19.5%</li> <li>1101b: base frequency f<sub>INT</sub> + 25.6%</li> <li>1110b: base frequency f<sub>INT</sub> + 32.4%</li> <li>1111b: base frequency f<sub>INT</sub> + 40%</li> </ul>
FCTR1	3	RW	<ul> <li>0b: PWM frequency of PWM generator 1 will be 100 or 200 or 400 Hz determined by FREQ1 bits</li> <li>1b: PWM frequency of PWM generator 1 will be 800 or 1600 or 2000 Hz determined by FREQ1 bits</li> </ul>
FCTR0	2	RW	<ul> <li>0b: PWM frequency of PWM generator 0 will be 100 or 200 or 400 Hz determined by FREQ0 bits</li> <li>1b: PWM frequency of PWM generator 0 will be 800 or 1600 or 2000 Hz determined by FREQ0 bits</li> </ul>



## **Table 7-35. FPWM Register Description (continued)**

EN_PWM1	1	0b (default): PWM Generator 1 not active 1b: PWM Generator 1 is active
EN_PWM0	0	0b (default): PWM Generator 0 not active 1b: PWM Generator 0 is active

#### 7.3.5.4.14 PWM0 Configuration Register

## Table 7-36. PWM0 Configuration Register

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	Default
R = 0 W = 1	R = 1 W = 0		01	00		FRE	Q0				С	DC0				000h

## Table 7-37. PWM0 Configuration Register Description

Field	Bits	Туре	Description
FREQ0	9-8	RW	00b (default): Internal clock divided by 1024 or 128 depending on FCTR0 01b: Internal clock divided by 512 or 64 depending on FCTR0 10b: Internal clock divided by 256 or 51.2 depending on FCTR0 11b: 100% duty cycle
DC0	7-0	RW	00000000b: PWM generator is OFF 11111111b: PWM generator is ON (99.61% duty cycle)

## 7.3.5.4.15 PWM1 Configuration Register

#### Table 7-38. PWM1 Configuration Register

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	Default
R = 0	R = 1	0101				FRE	O1	DC1								000h
W = 1	W = 0	0101			FRE	.Q I	DC1							UUUN		

# Table 7-39. PWM1 Configuration Register Description

Field	Bits	Туре	Description
FREQ1	9-8		00b (default): Internal clock divided by 1024 or 128 depending on FCTR1 01b: Internal clock divided by 512 or 64 depending on FCTR1 10b: Internal clock divided by 256 or 51.2 depending on FCTR1 11b: 100% duty cycle
DC1	7-0	RW	0000000b: PWM generator is OFF 11111111b: PWM generator is ON (99.61% duty cycle)

## 7.3.5.4.16 PWM\_OUT Register

# Table 7-40. PWM\_OUT Register

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	Default
R = 0	R = 1		40	.04		00	,	PWM_	PWM_	PWM_	PWM_	PWM_	PWM_	PWM_O	PWM_	004
W = 1	W = 0		1001			00		OUT7	OUT6	OUT5	OUT4	OUT3	OUT2	UT1	OUT0	00h

## Table 7-41. PWM\_OUT Register Description

Field	Bits	Туре	Description



## Table 7-41. PWM\_OUT Register Description (continued)

PWM_OUTx	7-0	RW	0b (default): Output x is not driven by one of the two PWM Generators	
			1b: Output x is connected to a PWM generator	

## 7.3.5.4.17 MAP\_PWM Register

It is necessary to set the PWM\_OUT register to activate the PWM Generator control for the outputs.

# Table 7-42. MAP\_PWM Register

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	Default
R = 0	R = 1		1001				1	MAP_P	MAP_	MAP_P	MAP_	MAP_P	MAP_P	MAP_P	MAP_P	00h
W = 1	W = 0						1	WM7	PWM6	WM5	PWM4	WM3	WM2	WM1	WM0	5511

## Table 7-43. MAP\_PWM Register Description

F	ield	Bits	Туре	Description
N	IAP_PWMx	7-0		0b (default): Output x is connected to PWM generator 0 1b: Output x is connected to PWM generator 1

#### 7.3.5.4.18 Configuration 2 Register

## Table 7-44. Configuration 2 Register

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	Default
R = 0 W = 1	R = 1 W = 0		10	)10		00	0		LOCK[2	2:0]	RS	SVD	OTW	OLMAX	SR	60h

#### **Table 7-45. Configuration Register Description**

Field	Bits	Type	Description
LOCK[2:0]	7-5	RW	Write 110b to lock the settings by ignoring further register writes except to LOCK bits and CLRx bits. Writing any sequence other than 110b has no effect when unlocked. Write 011b to this register to unlock all registers. Writing any sequence other than 011b has no effect when locked.
RSVD	4-3	R	Reserved
отw	2	R	Overtemperature Warning  • 0b (default): No Overtemperature event  • 1b: Overtemperature event
OLMAX	1	RW	Sets Open Load at ON Diagnosis waiting time before mux activation  • 0b (default): t <sub>ONMAX</sub> = 58 μs  • 1b: t <sub>ONMAX</sub> = 80 μs
SR	0	RW	Sets output slew rate  • 0b (default): 1.3 V/µs slew rate  • 1b: 3 V/µs slew rate



# 8 Application and Implementation

#### **Note**

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

#### 8.1 Application Information

The device is primarily used to drive relays, lamps, LEDs and control motors in Automotive and Industrial applications.

#### 8.1.1 Suggested External Components

Table 8-1 lists the recommended external components for the device.

**Table 8-1. Suggested External Components** 

Description	Value	Purpose
Resistors in series with IN0, IN1 and nSLEEP pins	4.7 kΩ	Protection of the microcontroller during over voltage and reverse polarity.  Also to guarantee output channels OFF during loss of ground.
Resistors in series with nSCS, SCLK, SDI and SDO pins	470 Ω	Protection of the microcontroller during over voltage and reverse polarity
Resistor in series with VDD pin	100 Ω	Logic supply voltage filtering
Bypass capacitor on VDD pin	100 nF	Logic supply voltage filtering
Bypass capacitor on VM pin	68 nF	Battery voltage filtering
TVS diode on VM pin	TVS3300	Protection of device during overvoltage
Capacitor on each OUT pin (optional)	10 nF	Protection of the device against ESD and BCI

#### 8.2 Layout

#### 8.2.1 Layout Guidelines

- The VM pin should be bypassed to GND using low-ESR ceramic bypass capacitor with a recommended value of 68 nF rated for VM. The capacitor should be placed as close to the VM pin as possible with a thick trace or ground plane connection to the device GND pin.
- Bypass the VDD pin to ground with a low-ESR ceramic capacitor. A value of 100 nF rated for 6.3 V is recommended. Place this bypassing capacitor as close to the pin as possible.
- In general, inductance between the power supply pins and decoupling capacitors must be avoided.
- Connect series resistors between INO, IN1, nSLEEP, nSCS, SCLK, SDI, SDO and VDD pins of the device and corresponding pins of the microcontroller. The recommended values of the resistors are shown in Section 7.3.
- The thermal PAD of the package must be connected to system ground.
  - It is recommended to use a big unbroken single ground plane for the whole system / board. The ground plane can be made at bottom PCB layer.
  - In order to minimize the impedance and inductance, the traces from ground pins should be as short and wide as possible, before connecting to bottom layer ground plane through vias.
  - Multiple vias are suggested to reduce the impedance.
  - Try to clear the space around the device as much as possible especially at bottom PCB layer to improve the heat spreading.



 Single or multiple internal ground planes connected to the thermal PAD will also help spreading the heat and reduce the thermal resistance.

#### 8.2.2 Package Footprint Compatibility

The PWP0024T package of the device is footprint compatible with other SO-24 packages used in the industry, as shown in Figure 8-1 and Figure 8-2.




Figure 8-1. PWP0024T on another SO-24 PCB Pad, Pink: TI PWP0024T leads, Blue: other SO-24 PCB Pad




Figure 8-2. SO-24 on PWP0024T PCB Pad, White: other SO-24 leads, Green: TI PWP0024T PCB Pad

# 9 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.



# 10 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Submit Document Feedback




# PWP0024T

#### PACKAGE OUTLINE

# PowerPAD™ TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



#### NOTES:

PowerPAD is a trademark of Texas Instruments.

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing
- per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.

  4. Reference JEDEC registration MO-153.

  5. Features may differ or may not be present.






#### **EXAMPLE BOARD LAYOUT**

# PWP0024T

# PowerPAD™ TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

- 6. Publication IPC-7351 may have alternate designs.
- Solder mask tolerances between and around signal pads can vary based on board fabrication site.
   This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature numbers SLMA002 (www.ti.com/lit/slma002) and SLMA004 (www.ti.com/lit/slma004).
- Size of metal pad may vary due to creepage requirement.

   Vias are optional depending on application, refer to device data sheet. It is recommended that vias under paste be filled, plugged. or tented.






#### **EXAMPLE STENCIL DESIGN**

# PWP0024T

# PowerPAD™ TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE




NOTES: (continued)

- Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- Board assembly site may have different recommendations for stencil design.






# 10.1 Tape and Reel Information



# **TAPE DIMENSIONS** Ф Ф B<sub>0</sub>


A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant	
DRV81602QPWPRQ1	HTSSOP	PWP	24	2000	330	16.4	6.95	8.3	1.6	8.0	16.0	Q1	





Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
DRV81602QPWPRQ1	HTSSOP	PWP	24	3000			



www.ti.com 6-Nov-2024

#### PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
PDRV81602QPWPRQ1	ACTIVE	HTSSOP	PWP	24	3000	TBD	Call TI	Call TI	-40 to 125		Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

4.4 x 7.6, 0.65 mm pitch

PLASTIC SMALL OUTLINE

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.



## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated