

DRV8952 Four-channel Half-Bridge Driver with Current Sense Outputs

1 Features

- Four-channel half-bridge driver
 - Independent control** of each half-bridge
- 4.5 V to 55 V** operating supply voltage range
- Low $R_{DS(ON)}$: **50 mΩ** for each FET (24 V, 25 °C)
- High current capacity:
 - DDW package: Up to **5-A per output**
 - PWP package: Up to **4-A per output**
- Can drive various types of loads -
 - Up to four solenoids or valves
 - One stepper motor
 - Two brushed-DC motors
 - One or two thermoelectric coolers (TEC)
 - One 3-phase brushless-DC motor
 - One 3-phase permanent magnet synchronous motor (PMSM)
- Integrated current sense and regulation
 - Current sensing across high-side MOSFETs
 - I_{PROPI}** outputs for each half-bridge (DDW)
 - 5 %** sense accuracy at maximum current
 - Optional external sense resistor
- Pin-to-pin compatible with:
 - [DRV8955PWP](#): 48V, 4-ch half-bridge driver
 - [DRV8962DDW](#): 65V, 4-ch half-bridge driver
- Separate logic supply voltage (**V_{CC}**) (DDW)
- Programmable output rise/fall time (DDW)
- Programmable fault recovery method (DDW)
- Supports 1.8-V, 3.3-V, 5.0-V logic inputs
- Low-current sleep mode (3 μA)
- Protection features
 - VM undervoltage lockout (UVLO)
 - Charge pump undervoltage (CPUV)
 - Overcurrent protection (OCP)
 - Thermal shutdown (OTSD)
 - Fault condition output (nFAULT)

2 Applications

- [Factory Automation, Stepper Drives and Robotics](#)
- [Medical Imaging, Diagnostics and Equipment](#)
- [Stage Lighting](#)
- [PLCs](#)
- [TEC Drivers](#)
- [BLDC Motor Modules](#)
- [Brushed-DC and Stepper Motor drivers](#)

3 Description

The DRV8952 is a wide-voltage, high-power, four-channel half-bridge driver for a wide variety of industrial applications. The device supports up to 55-V supply voltage, and integrated MOSFETs with 50 mΩ

on-resistance allow up to 5-A current on each output with the DDW package; and up to 4-A current per output with the PWP package.

The device can be used for driving up to four solenoids or valves, one stepper motor, two brushed-DC motors, one BLDC or PMSM motor and up to two thermoelectric coolers (Peltier elements). The output stage of the device consists of N-channel power MOSFETs configured as four independent half-bridges, charge pump regulator, current sensing and regulation circuits, current sense outputs and protection circuitry.


Integrated current sensing across the high-side MOSFETs allows the device to regulate the current when the load is connected from output to ground. A current regulation limit can be set with an adjustable external voltage reference (VREF). With the DDW package, the device provides four proportional current output pins, one for each half-bridge high-side FET. Optional external sense resistors can be connected from the PGND pins to the system ground.

A low-power sleep mode is provided to achieve ultra-low quiescent current. Internal protection features are provided for supply undervoltage lockout (UVLO), charge pump undervoltage (CPUV), output over current (OCP), and device overtemperature (OTSD).

Device Information ⁽¹⁾

PART NUMBER	PACKAGE ⁽¹⁾	BODY SIZE (NOM)
DRV8952DDWR	HTSSOP (44)	14 mm x 6.1 mm
DRV8952PWPR	HTSSOP (28)	9.7 mm x 4.4 mm

- (1) For all available packages, see the orderable addendum at the end of the data sheet.



DRV8952 Simplified Schematic



Table of Contents

1 Features	1	7.11 Device Functional Modes.....	22
2 Applications	1	8 Application and Implementation	24
3 Description	1	8.1 Application Information.....	24
4 Revision History	2	9 Package Thermal Considerations	36
5 Pin Configuration and Functions	3	9.1 DDW Package.....	36
6 Specifications	6	10 Power Supply Recommendations	39
6.1 Absolute Maximum Ratings.....	6	10.1 Bulk Capacitance.....	39
6.2 ESD Ratings.....	6	10.2 Power Supplies.....	39
6.3 Recommended Operating Conditions.....	6	11 Layout	40
6.4 Thermal Information.....	7	11.1 Layout Guidelines.....	40
6.5 Electrical Characteristics.....	7	11.2 PCB Material Recommendation.....	40
6.6 Typical Characteristics.....	9	11.3 Thermal Considerations.....	40
7 Detailed Description	12	12 Device and Documentation Support	41
7.1 Overview.....	12	12.1 Related Documentation.....	41
7.2 Functional Block Diagram.....	13	12.2 Receiving Notification of Documentation Updates.....	41
7.3 Feature Description.....	13	12.3 Support Resources.....	41
7.4 Independent Half-bridge Operation.....	14	12.4 Trademarks.....	41
7.5 Current Sensing and Regulation.....	15	12.5 Electrostatic Discharge Caution.....	41
7.6 Charge Pump.....	18	12.6 Glossary.....	41
7.7 Linear Voltage Regulator.....	19	13 Mechanical, Packaging, and Orderable Information	42
7.8 VCC Voltage Supply.....	19	13.1 Tape and Reel Information.....	49
7.9 Logic Level Pin Diagram.....	20		
7.10 Protection Circuits.....	20		

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

DATE	REVISION	NOTES
March 2023	*	Initial Release

5 Pin Configuration and Functions

The DRV8952 is available in thermally-enhanced, 44-Pin HTSSOP (DDW) and 28-Pin HTSSOP (PWP) packages.




Figure 5-1. DDW Package, Top View




Figure 5-2. PWP Package (28-Pin HTSSOP), Top View

PIN			TYPE	DESCRIPTION
NAME	DDW	PWP		
VCP	1	1	Power	Charge pump output. Connect a X7R, 1- μ F, 16-V ceramic capacitor from VCP to VM.
VM	2, 11, 12, 21	2, 13	Power	Power supply. Connect to motor supply voltage and bypass to PGND pins with 0.01- μ F ceramic capacitors plus a bulk capacitor rated for VM.
IPROPI1	32	-	Output	Current sense output for half-bridge 1.
IPROPI2	31	-	Output	Current sense output for half-bridge 2.
IPROPI3	30	-	Output	Current sense output for half-bridge 3.
IPROPI4	29	-	Output	Current sense output for half-bridge 4.
EN1	37	20	Input	Enable input of half-bridge 1.
EN2	36	19	Input	Enable input of half-bridge 2.
EN3	35	18	Input	Enable input of half-bridge 3.
EN4	34	17	Input	Enable input of half-bridge 4.
IN1	41	25	Input	PWM input for half-bridge 1.
IN2	40	24	Input	PWM input for half-bridge 2.
IN3	39	23	Input	PWM input for half-bridge 3.
IN4	38	22	Input	PWM input for half-bridge 4.
CPH	44	28	Power	Charge pump switching node. Connect a X7R, 0.022- μ F, VM rated ceramic capacitor from CPH to CPL.
CPL	43	27		
PGND12	-	3	Power	Common power ground for half-bridges 1 and 2. Connect to system ground.
PGND34	-	12	Power	Common power ground for half-bridges 3 and 4. Connect to system ground.
PGND1	3	-	Power	Power ground for half-bridge 1. Connect to system ground.
PGND2	10	-	Power	Power ground for half-bridge 2. Connect to system ground.

PIN			TYPE	DESCRIPTION
NAME	DDW	PWP		
PGND3	20	-	Power	Power ground for half-bridge 3. Connect to system ground.
PGND4	13	-	Power	Power ground for half-bridge 4. Connect to system ground.
OUT1	4, 5, 6	4, 5	Output	Connect to load terminal.
OUT2	7, 8, 9	6, 7	Output	Connect to load terminal.
OUT3	17, 18, 19	10, 11	Output	Connect to load terminal.
OUT4	14, 15, 16	8, 9	Output	Connect to load terminal.
GND	22, 23	14	Power	Device ground. Connect to system ground.
DVDD	24	15	Power	Internal LDO output. Connect a X7R, 0.47- μ F to 1- μ F, 6.3-V or 10-V rated ceramic capacitor to GND.
VREF	33	21	Input	Voltage reference input for setting current regulation threshold. DVDD can be used to provide VREF through a resistor divider.
VCC	25	-	Power	Supply voltage for internal logic blocks. When separate logic supply voltage is not available, tie the VCC pin to the DVDD pin.
nFAULT	26	16	Open Drain	Fault indication output. Pulled logic low with fault condition. Open drain output requires an external pullup resistor.
MODE	28	-	Input	This pin programs the output rise/fall time.
OCPM	27	-	Input	Determines the fault recovery method. Depending on the OCPM voltage, fault recovery can be either latch-off or auto-retry type.
nSLEEP	42	26	Input	Sleep mode input. Logic high to enable device; logic low to enter low-power sleep mode. A narrow nSLEEP reset pulse clears latched faults.
PAD	-	-	-	Thermal pad. Connect to system ground.

6 Specifications

Over operating free-air temperature range (unless otherwise noted). ⁽¹⁾ ⁽²⁾

6.1 Absolute Maximum Ratings

	MIN	MAX	UNIT
Power supply voltage (VM)	-0.3	60	V
Charge pump voltage (VCP, CPH)	-0.3	$V_{VM} + 5.75$	V
Charge pump negative switching pin (CPL)	-0.3	V_{VM}	V
nSLEEP pin voltage (nSLEEP)	-0.3	V_{VM}	V
Internal regulator voltage (DVDD)	-0.3	5.75	V
External logic supply (VCC)	-0.3	5.75	V
Reference input pin voltage (VREF)	-0.3	5.75	V
IPROPI pin voltage (IPROPI)	-0.3	$DVDD + 0.3$	V
Control pin voltage	-0.3	5.75	V
PGNDx to GND voltage	-0.5	0.5	V
PGNDx to GND voltage, < 1 μ s	-2.5	2.5	V
Open drain output current (nFAULT)	0	10	mA
Continuous OUTx pin voltage	-1	$V_{VM} + 1$	V
Transient 100 ns OUTx pin voltage	-3	$V_{VM} + 3$	V
Peak drive current	Internally Limited		A
Operating ambient temperature, T_A	-40	125	$^{\circ}$ C
Operating junction temperature, T_J	-40	150	$^{\circ}$ C
Storage temperature, T_{stg}	-65	150	$^{\circ}$ C

- (1) Stresses beyond those listed under *absolute maximum ratings* may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under *recommended operating conditions* is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) All voltage values are with respect to network ground terminal GND.

6.2 ESD Ratings

			VALUE	UNIT	
$V_{(ESD)}$	Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	± 2000	V	
		Charged-device model (CDM), per ANSI/ESDA/JEDEC JS-002 ⁽²⁾	Corner pins		± 750
			Other pins		± 500

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	MAX	UNIT
V_{VM}	Supply voltage range for normal (DC) operation	4.5	55	V
V_I	Logic level input voltage	0	5.5	V
V_{VCC}	VCC pin voltage	3.05	5.5	V
V_{REF}	Reference voltage (VREF)	0.05	3.3	V
f_{PWM}	Applied PWM signal	0	200	kHz
I_{DDW}	Current per output, DDW Package	0	5	A
I_{PWP}	Current per output, PWP Package	0	4	A

6.3 Recommended Operating Conditions (continued)

over operating free-air temperature range (unless otherwise noted)

		MIN	MAX	UNIT
T _A	Operating ambient temperature	-40	125	°C
T _J	Operating junction temperature	-40	150	°C

6.4 Thermal Information

THERMAL METRIC		DDW	PWP	UNIT
R _{θJA}	Junction-to-ambient thermal resistance	22.5	24.5	°C/W
R _{θJC(top)}	Junction-to-case (top) thermal resistance	9.8	13.5	°C/W
R _{θJB}	Junction-to-board thermal resistance	5.9	5.2	°C/W
ψ _{JT}	Junction-to-top characterization parameter	0.2	0.2	°C/W
ψ _{JB}	Junction-to-board characterization parameter	5.8	5.1	°C/W
R _{θJC(bot)}	Junction-to-case (bottom) thermal resistance	0.9	0.9	°C/W

6.5 Electrical Characteristics

Typical values are at T_A = 25°C and V_{VM} = 24 V. All limits are over recommended operating conditions, unless otherwise noted.

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
POWER SUPPLIES (VM, DVDD)						
I _{VM}	VM operating supply current	nSLEEP = 1, No load, VCC = External 5V		4	7	mA
		nSLEEP = 1, No load, VCC = DVDD		6	9	
I _{VMQ}	VM sleep mode supply current	nSLEEP = 0		3	8	μA
t _{SLEEP}	Sleep time	nSLEEP = 0 to sleep-mode	120			μs
t _{RESET}	nSLEEP reset pulse	nSLEEP low to clear fault	20		40	μs
t _{WAKE}	Wake-up time	nSLEEP = 1 to output transition		0.85	1.2	ms
t _{ON}	Turn-on time	VM > UVLO to output transition		0.85	1.3	ms
V _{DVDD}	Internal regulator voltage	No external load, 6 V < V _{VM} < 55 V	4.75	5	5.25	V
		No external load, V _{VM} = 4.5 V	4.2	4.35		V
CHARGE PUMP (VCP, CPH, CPL)						
V _{VCP}	VCP operating voltage	6 V < V _{VM} < 55 V		V _{VM} + 5		V
f _(VCP)	Charge pump switching frequency	V _{VM} > UVLO; nSLEEP = 1		360		kHz
LOGIC-LEVEL INPUTS (IN1, IN2, IN3, IN4, EN1, EN2, EN3, EN4, MODE, OCPM, nSLEEP)						
V _{IL}	Input logic-low voltage		0		0.6	V
V _{IH}	Input logic-high voltage		1.5		5.5	V
V _{HYS}	Input logic hysteresis (all pins except nSLEEP)			100		mV
V _{HYS_nSLEEP}	nSLEEP logic hysteresis			300		mV
I _{IL}	Input logic-low current	V _{IN} = 0 V	-1		1	μA
I _{IH}	Input logic-high current	V _{IN} = DVDD			50	μA
t ₁	ENx high to OUTx high delay	INx = 1			2	μs
t ₂	ENx low to OUTx low delay	INx = 1			2	μs
t ₃	ENx high to OUTx low delay	INx = 0			2	μs

Typical values are at $T_A = 25^\circ\text{C}$ and $V_{VM} = 24\text{ V}$. All limits are over recommended operating conditions, unless otherwise noted.

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
t_4	ENx low to OUTx high delay	INx = 0			2	μs
t_5	INx high to OUTx high delay			600		ns
t_6	INx low to OUTx low delay			600		ns
CONTROL OUTPUTS (nFAULT)						
V_{OL}	Output logic-low voltage	$I_O = 5\text{ mA}$			0.35	V
I_{OH}	Output logic-high leakage		-1		1	μA
MOTOR DRIVER OUTPUTS (OUT1, OUT2, OUT3, OUT4)						
$R_{DS(ONH,DDW)}$	High-side FET on resistance, DDW package	$T_J = 25^\circ\text{C}, I_O = -5\text{ A}, \text{DDW Package}$		54	63	m Ω
		$T_J = 125^\circ\text{C}, I_O = -5\text{ A}, \text{DDW Package}$		80	94	m Ω
		$T_J = 150^\circ\text{C}, I_O = -5\text{ A}, \text{DDW Package}$		90	105	m Ω
$R_{DS(ONL,DDW)}$	Low-side FET on resistance, DDW package	$T_J = 25^\circ\text{C}, I_O = 5\text{ A}, \text{DDW Package}$		58	66	m Ω
		$T_J = 125^\circ\text{C}, I_O = 5\text{ A}, \text{DDW Package}$		85	98	m Ω
		$T_J = 150^\circ\text{C}, I_O = 5\text{ A}, \text{DDW Package}$		94	107	m Ω
$R_{DS(ONH,PWP)}$	High-side FET on resistance, PWP package	$T_J = 25^\circ\text{C}, I_O = -5\text{ A}, \text{PWP Package}$		58	65	m Ω
		$T_J = 125^\circ\text{C}, I_O = -5\text{ A}, \text{PWP Package}$		85	98	m Ω
		$T_J = 150^\circ\text{C}, I_O = -5\text{ A}, \text{PWP Package}$		94	107	m Ω
$R_{DS(ONL,PWP)}$	Low-side FET on resistance, PWP package	$T_J = 25^\circ\text{C}, I_O = 5\text{ A}, \text{PWP Package}$		55	66	m Ω
		$T_J = 125^\circ\text{C}, I_O = 5\text{ A}, \text{PWP Package}$		83	100	m Ω
		$T_J = 150^\circ\text{C}, I_O = 5\text{ A}, \text{PWP Package}$		94	116	m Ω
t_{RF}	Output rise/fall time	$I_O = 5\text{ A}, \text{MODE} = 0$ for DDW package or for PWP package, between 10% and 90%		140		ns
		$I_O = 5\text{ A}, \text{MODE} = 1$ for DDW package, between 10% and 90%		70		ns
t_D	Output dead time	$V_M = 24\text{V}, I_O = 5\text{ A}$		300		ns
CURRENT SENSE AND REGULATION (IPROPI, VREF)						
A_{IPROPI}	Current mirror gain			212		$\mu\text{A/A}$
K_V	Transimpedance Gain	$V_{REF} = 3.3\text{ V}, \text{PWP Package}$	0.625	0.66	0.695	V/A
A_{ERR}	Current mirror scaling error	10% to 20% rated current	-7		9	%
		20% to 40% rated current	-4		6	
		40% to 100% rated current	-3.5		5	
I_{VREF}	VREF Leakage Current	$V_{REF} = 3.3\text{ V}$			20	nA
t_{OFF}	PWM off-time			16		μs
t_{DEG}	Current regulation deglitch time			0.5		μs
t_{BLK}	Current Regulation Blanking time			1.5		μs
t_{DELAY}	Current sense delay time			2		μs
PROTECTION CIRCUITS						
V_{UVLO}	VM UVLO lockout	VM falling	4.1	4.23	4.35	V
		VM rising	4.2	4.35	4.47	
V_{CCUVLO}	VCC UVLO lockout	VCC falling	2.7	2.8	2.9	V
		VCC rising	2.75	2.92	3.05	

Typical values are at $T_A = 25^\circ\text{C}$ and $V_{VM} = 24\text{ V}$. All limits are over recommended operating conditions, unless otherwise noted.

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$V_{UVLO,HYS}$	Undervoltage hysteresis	Rising to falling threshold	110		mV
V_{CPIV}	Charge pump undervoltage	VCP falling	$V_{VM} + 2$		V
I_{OCP}	Overcurrent protection	Current through any FET	7.6		A
t_{OCP}	Overcurrent detection delay		2.2		μs
t_{RETRY}	Overcurrent retry time		4.1		ms
T_{OTSD}	Thermal shutdown	Die temperature T_J	150	165	$^\circ\text{C}$
T_{HYS_OTSD}	Thermal shutdown hysteresis	Die temperature T_J	20		$^\circ\text{C}$




Figure 6-1. IPROPI Timing Diagram

6.6 Typical Characteristics




Figure 6-2. Sleep mode supply current




Figure 6-3. Operating supply current, VCC = External 5 V




Figure 6-4. Operating supply current, VCC = DVDD




Figure 6-5. High-side FET on resistance




Figure 6-6. Low-side FET on resistance

7 Detailed Description

7.1 Overview


The DRV8952 is a four-channel half-bridge driver that operates from 4.5 V to 55 V and supports a wide range of load currents for various types of loads. The device integrates four half-bridge output power stages. The device integrates a charge pump regulator to support efficient high-side N-channel MOSFETs and 100% duty cycle operation. The DRV8952 can operate from a single power supply input (VM). Alternatively, the VCC pin can be connected to a second power supply to provide power to the internal logic blocks when using the DDW package. The nSLEEP pin provides an ultra-low power mode to minimize current draw during system inactivity.

The device is available in two packages - a 44-pin HTSSOP (DDW) package; and another 28-pin HTSSOP (PWP) package. The DDW package provides up to 5-A current per output, whereas the PWP package can deliver up to 4-A current per output. The DRV8952 DDW package is pin-to-pin compatible with the [DRV8962](#), and the DRV8952 PWP package is pin-to-pin compatible with the [DRV8955](#). The actual current that can be delivered depends on the ambient temperature, supply voltage, and PCB thermal design.

The DRV8952 DDW package provides current sense outputs. The IPROPI pins source a small current that is proportional to the current in the high-side MOSFETs. The current from the IPROPI pins can be converted to a proportional voltage using an external resistor (R_{IPROPI}). The integrated current sensing allows the DRV8952 to limit the output current with a fixed off-time PWM chopping scheme and provide load information to the external controller to detect changes in load. The sense accuracy of the IPROPI output is -3.5%/+5% for 40% to 100% of rated current. External power sense resistors can also be connected if higher accuracy sensing is required. The current regulation level can be configured during operation through the VREF pin to limit the load current according to the system demands.

A variety of integrated protection features protect the device in the case of a system fault. These include undervoltage lockout (UVLO), charge pump undervoltage (CPUV), over current protection (OCP), and over temperature shutdown (OTSD). Fault conditions are indicated on the nFAULT pin.

7.2 Functional Block Diagram



7.3 Feature Description

The following table shows the recommended values of the external components for the DRV8952.

Table 7-1. External Components

COMPONENT	PIN 1	PIN 2	RECOMMENDED
C _{VM1}	VM	PGND1	X7R, 0.01- μ F, VM-rated ceramic capacitor
C _{VM2}	VM	PGND3	X7R, 0.01- μ F, VM-rated ceramic capacitor
C _{VM3}	VM	PGND1	Bulk, VM-rated capacitor
C _{VCP}	VCP	VM	X7R, 1- μ F, 16-V ceramic capacitor
C _{SW}	CPH	CPL	X7R, 0.1- μ F, VM-rated ceramic capacitor
C _{DVDD}	DVDD	GND	X7R, 1- μ F, 6.3-V or 10-V rated ceramic capacitor
C _{VCC}	VCC	GND	X7R, 0.1- μ F, 6.3-V or 10-V rated ceramic capacitor
R _{nFAULT}	DVDD or VCC	nFAULT	10-k Ω resistor
R _{REF1}	VREF	DVDD	Resistors to set current regulation threshold.
R _{REF2}	VREF	GND	
R _{I_{PROPIx}}	I _{PROPIx}	GND	For details, see Section 7.5.1

7.4 Independent Half-bridge Operation

- The DRV8952 can drive four half-bridge loads simultaneously.
- For the DDW package, the MODE pin configures the typical output rise and fall times to 70 ns or 140 ns.
- Rise and fall times are 140 ns for the PWP package.
- The ENx pins enable or disable (Hi-Z) the outputs.
- The INx pins control the state (high or low) of the outputs
 - The INx pins can accept static or pulse-width modulated (PWM) signals.
 - The INx and ENx inputs can be powered before VM is applied.
- The truth table does not take into account the internal current regulation feature.
- The device automatically handles the dead time generation when switching between the high-side and low-side MOSFET of a half-bridge.

Table 7-2. Independent Half-Bridge Operation Truth Table

nSLEEP	INx	ENx	OUTx	DESCRIPTION
0	X	X	Hi-Z	Sleep mode, all half-bridges disabled (Hi-Z)
1	X	0	Hi-Z	Individual outputs disabled (Hi-Z)
1	0	1	L	OUTx Low-side ON
1	1	1	H	OUTx High-side ON

The inputs can also be used for PWM control of, for example, the speed of a DC motor. When controlling a winding with PWM, when the drive current is interrupted, the inductive nature of the motor requires that the current must continue to flow. This is called recirculation current. To handle this recirculation current, the H-bridge can operate in two different states, fast decay or slow decay. In fast decay mode, the H-bridge is disabled and recirculation current flows through the body diodes; in slow decay, the motor winding is shorted.

To PWM using fast decay, the PWM signal is applied to the ENx pin; to use slow decay, the PWM signal is applied to the INx pin. The following table is an example of driving a DC motor using OUT1 and OUT2 as an H-bridge:

Table 7-3. PWM Function

IN1	EN1	IN2	EN2	FUNCTION
1	1	PWM	1	Forward PWM, slow decay
PWM	1	1	1	Reverse PWM, slow decay
1	PWM	0	PWM	Forward PWM, fast decay
0	PWM	1	PWM	Reverse PWM, fast decay

7.5 Current Sensing and Regulation

The DRV8952 integrates current sensing across the high-side MOSFETs, current regulation, and current sense feedback. These features allow the device to sense the load current when the load is connected between output nodes and ground, without connecting an external sense resistor or sense circuitry; reducing system size, cost, and complexity. The current sense proportional outputs (IPROPI) of the DDW package allow the device to give detailed feedback to the controller about the load current.

7.5.1 Current Sensing and Feedback

The DRV8952 in DDW package supports four IPROPI outputs, one for each half-bridge. The IPROPI outputs represent the current of each high-side MOSFET, as shown below -

$$I_{\text{PROPI}} = I_{\text{HS}} \times A_{\text{IPROPI}} \quad (1)$$

Where I_{HS} is the current flowing through the high-side MOSFET and A_{IPROPI} is the current mirror gain.

Each IPROPI pin should be connected to an external resistor (R_{IPROPI}) to ground in order to generate a proportional voltage (V_{IPROPI}) on the IPROPI pin. This allows the current to be measured as the voltage drop across the R_{IPROPI} resistor with a standard analog to digital converter (ADC). The R_{IPROPI} resistor can be sized based on the expected load current in the application so that the full range of the controller ADC is utilized. The device implements an internal clamp circuit to limit V_{IPROPI} with respect to V_{VREF} on the VREF pin and protect the external ADC in case of output overcurrent or unexpected high current events. The IPROPI voltage should be less than the maximum recommended value of VREF, which is 3.3V.

The corresponding IPROPI voltage to the output current can be calculated as shown below -

$$V_{\text{IPROPI}} (\text{V}) = I_{\text{PROPI}} (\text{A}) \times R_{\text{IPROPI}} (\Omega) \quad (2)$$




Figure 7-1. Integrated Current Sensing

The A_{ERR} parameter in the Electrical Characteristics table is the error associated with the A_{IPROPI} gain. It indicates the combined effect of offset error added to the I_{OUT} current and gain error.

7.5.2 Current Sensing with External Resistor

The IPROPI output accuracy is -3.5% to +5% for 40% to 100% of rated current. If more accurate current sensing is desired, or for the PWP package, external sense resistors can also be used between the PGND pins and the system ground to sense the load currents, as shown below.




Figure 7-2. Current Sensing with External Resistor

The voltage drop across the external sense resistor should not exceed 300 mV.

Place the sense resistors as close as possible to the corresponding IC pins. Use a symmetrical sense resistor layout to ensure good matching. Low-inductance sense resistors should be used to prevent voltage spikes and ringing. For optimal performance, the sense resistor should be a surface-mount resistor rated for high enough power.

7.5.3 Current Regulation

For the DRV8952 in DDW package, the current chopping threshold (I_{TRIP}) is set through a combination of the VREF voltage (V_{VREF}) and IPROPI output resistor (R_{IPROPI}). This is done by comparing the voltage drop across the external R_{IPROPI} resistor to V_{VREF} with an internal comparator.

$$I_{TRIP} \text{ (A)} \times A_{IPROPI} \text{ (\mu A/A)} = V_{VREF} \text{ (V)} / R_{IPROPI} \text{ (\Omega)} \quad (3)$$

For example, to set I_{TRIP} at 5 A with V_{VREF} at 3.3 V, R_{IPROPI} has to be -

$$R_{IPROPI} = V_{VREF} / (I_{TRIP} \times A_{IPROPI}) = 3.3 / (5 \times 212 \times 10^{-6}) = 3.09 \text{ k}\Omega$$

The internal current regulation can be disabled by tying IPROPI to GND and setting the VREF pin voltage greater than GND (if current feedback is not required). If current feedback is required and current regulation is not required, set V_{VREF} and R_{IPROPI} such that V_{IPROPI} never reaches the V_{VREF} threshold.

For the DRV8952 in PWP package, the current chopping threshold (I_{TRIP}) is set by the VREF voltage (V_{VREF}) as shown below -

$$I_{TRIP} \text{ (A)} = V_{VREF} \text{ (V)} / K_V \text{ (V/A)} \quad (4)$$

The DRV8952 can simultaneously drive up to four resistive or inductive loads. When an output load is connected to ground, the load current can be regulated to the I_{TRIP} level. The PWM off-time (t_{OFF}) is fixed at 16 μ s. The fixed off-time mode allows for a simple current chopping scheme without involvement from the external controller. Fixed off-time mode will support 100% duty cycle current regulation.

Another way of controlling the load current is the cycle-by-cycle control mode, where PWM pulse width of the INX input pins have to be controlled. This allows for additional control of the current chopping scheme by the external controller.

Few scenarios of driving high-side and low-side loads are described below -

- **Resistive loads connected to ground:**

The regulated current will not exceed I_{TRIP} . If I_{TRIP} is higher than the (V_M / R_{LOAD}) , the load current is regulated at V_M / R_{LOAD} level while $INx = 1$ (shown in Figure 7-3).




Figure 7-3. Resistive Load Connected to ground, Cycle-by-cycle control

- **Inductive loads connected to ground:**

It should be ensured that the current decays enough every cycle to prevent runaway and triggering overcurrent protection.

- For the scenario shown in Figure 7-4, with $INx = 1$, the low-side MOSFET is turned on for t_{OFF} duration after I_{OUT} exceeds I_{TRIP} . After t_{OFF} , the high side MOSFET is again turned on till I_{OUT} exceeds I_{TRIP} again.




Figure 7-4. Inductive Load Connected to ground, fixed off-time current chopping

If, after the t_{OFF} time has elapsed the current is still higher than the I_{TRIP} level, the device enforces another t_{OFF} time period of the same duration. The OFF time extension will continue till sensed current is less than I_{TRIP} at the end of t_{OFF} time.

- Loads can also be controlled using the cycle-by-cycle method. When $INx = 1$, the current through the load builds up; and when $INx = 0$, the current through the load decays. By properly choosing the duty cycle of the INx pulse, current can be regulated to a target value. Various such scenarios are shown in Figure 7-5 and Figure 7-6.




Figure 7-5. Inductive Load Connected to ground, Cycle-by-cycle control

The next scenario requires INx pin duty cycle adjustment (T has to be less than T_{OFF}) to ensure that the current does not run away.




Figure 7-6. Inductive Load Connected to ground, Cycle-by-cycle control

- **Loads connected to VM:**

Such loads can be controlled by controlling the INx pin pulse width: INx = 0 builds up the current, and INx = 1 decays the current, as shown in [Figure 7-7](#) and [Figure 7-8](#).




Figure 7-7. Inductive Load Connected to VM, Cycle-by-cycle control

This scenario requires INx pin duty cycle adjustment to ensure that the current does not run away.




Figure 7-8. Resistive Load Connected to ground, Cycle-by-cycle control

7.6 Charge Pump

A charge pump is integrated to supply the high-side N-channel MOSFET gate-drive voltage. The charge pump requires a capacitor between the VM and VCP pins to act as the storage capacitor. Additionally a ceramic capacitor is required between the CPH and CPL pins to act as the flying capacitor.




Figure 7-9. Charge Pump Block Diagram

7.7 Linear Voltage Regulator

A linear voltage regulator is integrated in the device. When the VCC pin is connected to DVDD, the DVDD regulator provides power to the low-side gate driver and all the internal circuits. For proper operation, bypass the DVDD pin to GND using a 1 μF ceramic capacitor. The DVDD output is nominally 5-V.




Figure 7-10. Linear Voltage Regulator Block Diagram

If a digital input must be tied permanently high, tying the input to the DVDD pin instead of an external regulator is preferred. This method saves power when the VM pin is not applied or in sleep mode: the DVDD regulator is disabled and current does not flow through the input pulldown resistors. For reference, logic level inputs have a typical pulldown of 200 kΩ.

The nSLEEP pin cannot be tied to DVDD, else the device will never exit sleep mode.

7.8 VCC Voltage Supply

For the DRV8952 in DDW package, an external voltage can be applied to the VCC pin to power the internal logic circuitry. The voltage on the VCC pin should be between 3.05 V and 5.5 V and should be well regulated. When an external supply is not available, VCC must be connected to the DVDD pin of the device.

When powered by the VCC, the internal logic blocks do not consume power from the VM supply rail - thereby reducing the power loss in the DRV8952. This is beneficial in high voltage applications, and when ambient temperature is high. Bypass the VCC pin to ground using a 0.1 μF ceramic capacitor.

7.9 Logic Level Pin Diagram

The pin diagram below shows the input structure for INx, ENx, MODE, OCPM and nSLEEP pins.




Figure 7-11. Logic-Level Input Pin Diagram

7.10 Protection Circuits

The devices are fully protected against supply undervoltage, charge pump undervoltage, output overcurrent, and device overtemperature events.

7.10.1 VM Undervoltage Lockout (UVLO)

If at any time the voltage on the VM pin falls below the UVLO threshold voltage:

- All the outputs are disabled (High-Z)
- nFAULT pin is driven low
- The charge pump is disabled

Normal operation resumes (driver operation and nFAULT released) when the VM voltage recovers above the UVLO rising threshold voltage.

If the VM voltage falls below the internal digital reset voltage (3.9 V maximum), then the internal logic circuits are disabled and the pull-down on nFAULT is also disabled. So, when VM drops below about 3.9 V, nFAULT is pulled high again.

7.10.2 VCP Undervoltage Lockout (CPUV)

If at any time the voltage on the VCP pin falls below the CPUV voltage:

- All the outputs are disabled (High-Z)
- nFAULT pin is driven low
- The charge pump remains active

Normal operation resumes (driver operation and nFAULT released) when the VCP undervoltage condition is removed.

7.10.3 Logic Supply Power on Reset (POR)

If at any time the voltage on the VCC pin falls below the VCC_{UVLO} threshold:

- All the outputs are disabled (High-Z)
- Charge pump is disabled

VCC UVLO is not reported on the nFAULT pin. Normal motor-driver operation resumes when the VCC undervoltage condition is removed.

7.10.4 Overcurrent Protection (OCP)

Analog current-limit circuit on each MOSFET limits the current through that MOSFET by removing the gate drive. If this current limit persists for longer than the t_{OCP} time, an overcurrent fault is detected.

- Only the half-bridge experiencing the overcurrent will be disabled
- nFAULT is driven low
- Charge pump remains active

Overcurrent conditions on both high and low side MOSFETs; meaning a short to ground or short to supply will result in an overcurrent fault detection.

Once the overcurrent condition is removed, the recovery mechanism depends on the OCPM pin setting for the DDW package. OCPM pin programs either latch-off or automatic retry type recovery.

- When the OCPM pin is logic low, the device has latch-off type recovery - which means once the OCP condition is removed, normal operation resumes after applying an nSLEEP reset pulse or a power cycling.
- When the OCPM pin is logic high, normal operation resumes automatically (driver operation and nFAULT released) after the t_{RETRY} time has elapsed and the fault condition is removed.

The PWP package will only support latch-off type recovery - normal operation will resume after applying an nSLEEP reset pulse or a power cycling.

7.10.5 Thermal Shutdown (OTSD)

Thermal shutdown is detected if the die temperature exceeds the thermal shutdown limit (T_{OTSD}). When thermal shutdown is detected -

- All MOSFETs in the Half-bridges are disabled
- nFAULT is driven low
- Charge pump is disabled

Once the thermal shutdown condition is removed, the recovery mechanism depends on the OCPM pin setting for the DDW package. OCPM pin programs either latch-off or automatic retry type recovery.

- When the OCPM pin is logic low, the device has latch-off type recovery - which means after the junction temperature falls below the overtemperature threshold limit minus the hysteresis ($T_{OTSD} - T_{HYS_OTSD}$), normal operation resumes after applying an nSLEEP reset pulse or a power cycling.
- When the OCPM pin is logic high, normal operation resumes automatically after the junction temperature falls below the overtemperature threshold limit minus the hysteresis ($T_{OTSD} - T_{HYS_OTSD}$).

For the PWP package, normal operation after thermal shutdown fault resumes automatically after the junction temperature falls below the overtemperature threshold limit minus the hysteresis ($T_{OTSD} - T_{HYS_OTSD}$).

7.10.6 nFAULT Output

The nFAULT pin has an open-drain output and should be pulled up to a 5-V, 3.3-V or 1.8-V supply. When a fault is detected, the nFAULT pin will be logic low. nFAULT pin will be high after power-up. For a 5-V pullup, the nFAULT pin can be tied to the DVDD pin with a resistor. For a 3.3-V or 1.8-V pullup, an external supply must be used.




Figure 7-12. nFAULT Pin

7.10.7 Fault Condition Summary

Table 7-4. Fault Condition Summary

FAULT	CONDITION	ERROR REPORT	H-BRIDGE	CHARGE PUMP	LOGIC	RECOVERY
VM undervoltage (UVLO)	$VM < V_{UVLO}$	nFAULT	Disabled	Disabled	Reset	$VM > V_{UVLO}$
VCP undervoltage (CPUV)	$VCP < V_{CPUV}$	nFAULT	Disabled	Operating	Operating	$VCP > V_{CPUV}$
Logic Supply POR	$VCC < VCC_{UVLO}$	-	Disabled	Disabled	Reset	$VCC > VCC_{UVLO}$
Overcurrent (OCP)	$I_{OUT} > I_{OCP}$, OCPM = 0 (DDW Package)	nFAULT	Disabled	Operating	Operating	Latched: nSLEEP reset pulse
	$I_{OUT} > I_{OCP}$, OCPM = 1 (DDW Package)	nFAULT	Disabled	Operating	Operating	Automatic retry: t_{RETRY}
	$I_{OUT} > I_{OCP}$, PWP Package	nFAULT	Disabled	Operating	Operating	Latched: nSLEEP reset pulse
Thermal Shutdown (OTSD)	$T_J > T_{TSD}$, OCPM = 0 (DDW Package)	nFAULT	Disabled	Disabled	Operating	Latched: nSLEEP reset pulse
	$T_J > T_{TSD}$, OCPM = 1 (DDW Package)	nFAULT	Disabled	Disabled	Operating	Automatic: $T_J < T_{OTSD} - T_{HYS_OTSD}$
	$T_J > T_{TSD}$, PWP Package	nFAULT	Disabled	Disabled	Operating	Automatic: $T_J < T_{OTSD} - T_{HYS_OTSD}$

7.11 Device Functional Modes

7.11.1 Sleep Mode (nSLEEP = 0)

When the nSLEEP pin is low, the device enters a low-power sleep mode. In sleep mode, all the internal MOSFETs, the DVDD regulator, SPI and the charge pump is disabled. The t_{SLEEP} time must elapse after a falling edge on the nSLEEP pin before the device enters sleep mode. The device is brought out of sleep automatically if the nSLEEP pin is brought high. The t_{WAKE} time must elapse before the device is ready for inputs.

7.11.2 Operating Mode

This mode is enabled when -

- nSLEEP is high
- $VM > UVLO$

The t_{WAKE} time must elapse before the device is ready for inputs.

7.11.3 nSLEEP Reset Pulse

A latched fault can be cleared by an nSLEEP reset pulse. This pulse width must be greater than 20 μs and smaller than 40 μs . If nSLEEP is low for longer than 40 μs , but less than 120 μs , the faults are cleared and the device may or may not shutdown, as shown in the timing diagram below. This reset pulse does not affect the status of the charge pump or other functional blocks.




Figure 7-13. nSLEEP Reset Pulse

7.11.4 Functional Modes Summary

lists a summary of the functional modes.

Table 7-5. Functional Modes Summary

CONDITION		CONFIGURATI ON	H-BRIDGE	DVDD Regulator	CHARGE PUMP	Logic
Sleep mode	4.5 V < VM < 55 V	nSLEEP pin = 0	Disabled	Disbaled	Disabled	Disabled
Operating	4.5 V < VM < 55 V	nSLEEP pin = 1	Operating	Operating	Operating	Operating

8 Application and Implementation

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

8.1 Application Information

The DRV8952 can be used to drive the following types of loads -

- Up to four solenoid loads
- One stepper motor
- Two brushed-DC motors
- One 3-phase sinewave Brushless-DC motor
- One 3-phase Permanent magnet synchronous motor (PMSM)
- One or two thermoelectric coolers (TEC)

8.1.1 Driving Solenoid Loads

The DRV8952 can drive four solenoid loads at the same time. For loads connected to ground, the IPROPI pins output the load current information (for DDW package); and the load current can be regulated to an I_{TRIP} level determined by the voltage on the VREF pin.

The DRV8952 supports independent IN and EN pins for each of the four half-bridges. All the four half-bridges also have separate PGND pins.

8.1.1.1 Solenoid Driver Typical Application

Figure 8-1 shows a schematic of the DRV8952 driving four loads connected to ground.




Figure 8-1. Driving Solenoids with DRV8952

8.1.1.2 Thermal Calculations

The output current and power dissipation capabilities of the device are heavily dependent on the PCB design and external system conditions. This section provides some guidelines for calculating these values.

Total power dissipation for the device is composed of three main components. These are the power MOSFET $R_{DS(ON)}$ (conduction) losses, the power MOSFET switching losses and the quiescent supply current dissipation. While other factors may contribute additional power losses, these other items are typically insignificant compared to the three main items.

8.1.1.2.1 Power Loss Calculations

The total power dissipation in each half-bridge can be calculated as -

$$P_{HB} = P_{HS} + P_{LS} = [R_{DS(ON)} \times I_L^2] + [(2 \times V_D \times t_D) + (VM \times t_{RF})] \times I_L \times f_{PWM}$$

Where,

- $R_{DS(ON)}$ = ON resistance of each FET
 - For DRV8952, it is typically 56 mΩ average at 25 °C
- f_{PWM} = PWM switching frequency
- VM = Supply voltage to the driver
- I_L = Load current
- D = PWM duty cycle (between 0 and 1)
- t_{RF} = Output voltage rise/ fall time
 - For DRV8952, the rise/fall time is either 70 ns or 140 ns for DDW package; and 140 ns for PWP package.
- V_D = FET body diode forward bias voltage
 - For DRV8952, it is 1 V
- t_D = dead time
 - For DRV8952, it is 300 ns

So, total power dissipation in the DRV8952 is -

$$P_{TOT} = n \times P_{HB} + P_Q$$

Where n is the number of half-bridges switching at the same time, and P_Q is the quiescent power loss.

For this example, let us assume -

- All four half-bridges are switching
- VM = 24 V
- I_L = 3 A
- Ambient temperature (T_A) = 25 °C
- t_{RF} = 140 ns
- Input PWM frequency = 20 kHz

When the VCC pin is connected to an external power supply, the quiescent current is 4 mA, and therefore P_Q will be (24 V x 4 mA) = 96 mW.

$$P_{HB} = [56 \text{ m}\Omega \times 3^2] + [(2 \times 1 \text{ V} \times 300 \text{ ns}) + (24 \text{ V} \times 140 \text{ ns})] \times 3 \text{ A} \times 20 \text{ KHz} = 0.742 \text{ W}$$

$$P_{TOT} = (4 \times 0.742) + 0.096 = 3.062 \text{ W}$$

8.1.1.2.2 Junction Temperature Estimation

The estimated junction temperature will be: $T_J = T_A + (P_{TOT} \times \theta_{JA})$

The junction-to-ambient thermal resistance θ_{JA} is 22.5 °C/W for the DDW package and 24.5 °C/W for the PWP package on a JEDEC standard PCB.

Therefore, the first estimate of the junction temperature for the DDW package is -

$$T_J = T_A + (P_{TOT} \times \theta_{JA}) = 25 + (3.062 \times 22.5) = 93.9^\circ\text{C}$$

The first estimate of the junction temperature for the PWP package is -

$$T_J = T_A + (P_{TOT} \times \theta_{JA}) = 25 + (3.062 \times 24.5) = 100^\circ\text{C}$$

For more accurate calculation, consider the dependency of on-resistance of FETs with device junction temperature shown in the Typical Operating Characteristics section.

8.1.1.3 Application Performance Plots

Traces from top to bottom: OUT1, OUT2, OUT3, OUT4, IPROPI1



Figure 8-2. Driving four loads simultaneously

Traces from top to bottom: OUT1, IOU1, IN1, IPROPI1




Figure 8-3. Current regulation with IPROPI Output

8.1.2 Driving Stepper Motors

The DRV8952 can drive one stepper motor using the PWM input interface.

8.1.2.1 Stepper Driver Typical Application

The following schematic shows the DRV8952 driving a stepper motor.




Figure 8-4. Driving Stepper Motor with DRV8952

The full-scale current (I_{FS}) is the maximum current driven through either winding. This quantity will depend on the VREF voltage and the resistor connected from IPROPI pin to ground (for the DDW package) or on the K_V parameter (for the PWP package). The maximum allowable voltage on the VREF pins is 3.3 V. DVDD can be used to provide VREF through a resistor divider.

Note

The I_{FS} current must also follow Equation 5 to avoid saturating the motor. VM is the motor supply voltage, and R_L is the motor winding resistance.

$$I_{FS} \text{ (A)} < \frac{VM \text{ (V)}}{R_L \text{ (}\Omega\text{)} + 2 \times R_{DS(ON)} \text{ (}\Omega\text{)}} \quad (5)$$

If the target motor speed is too high, the motor will not spin. Make sure that the motor can support the target speed.

For a desired motor speed (v), microstepping level (n_m), and motor full step angle (θ_{step}), determine the frequency of the input waveform as follows -

$$f_{step} \text{ (steps / s)} = \frac{v \text{ (rpm)} \times 360 \text{ (}^\circ\text{ / rot)}}{\theta_{step} \text{ (}^\circ\text{ / step)} \times n_m \text{ (steps / microstep)} \times 60 \text{ (s / min)}} \quad (6)$$

θ_{step} can be found in the stepper motor data sheet or written on the motor itself.

The frequency f_{step} gives the frequency of input change on the DRV8952. $1/f_{\text{step}} = t_{\text{STEP}}$ on the diagram below. Equation 7 shows an example calculation for a 120 rpm target speed and 1/2 step.

$$f_{\text{step}} \text{ (steps / s)} = \frac{120 \text{ rpm} \times 360^\circ / \text{rot}}{1.8^\circ / \text{step} \times 1/2 \text{ steps / microstep} \times 60 \text{ s / min}} = 800\text{Hz} \quad (7)$$




Figure 8-5. Example 1/2 Stepping Operation

For the DDW package, connect the IPROPI outputs corresponding to the same H-bridge together. IPROPI1 and IPROPI2, when connected together, represent the current of coil A of the stepper (connected between OUT1 and OUT2) during drive and slow-decay (high-side recirculation) modes. Similarly, IPROPI3 and IPROPI4, connected together, will represent coil B current. When two IPROPI pins are connected together, the effective current mirror gain will be 424 $\mu\text{A/A}$ typical. The resistor from the combined IPROPI pin to ground should be selected accordingly.

8.1.2.2 Power Loss Calculations

The following calculations assume a use case where the supply voltage is 24 V, full-scale current is 5 A, rise/fall time is 140 ns and input PWM frequency is 30-kHz.

The total power dissipation constitutes of three main components - conduction loss (P_{COND}), switching loss (P_{SW}) and power loss due to quiescent current consumption (P_{Q}).

The conduction loss (P_{COND}) depends on the motor rms current (I_{RMS}) and high-side ($R_{\text{DS(ONH)}}$) and low-side ($R_{\text{DS(ONL)}}$) on-state resistances as shown in Equation 8.

$$P_{\text{COND}} = 2 \times (I_{\text{RMS}})^2 \times (R_{\text{DS(ONH)}} + R_{\text{DS(ONL)}}) \quad (8)$$

The conduction loss for the typical application shown in Section 8.1.2.1 is calculated in Equation 9.

$$P_{\text{COND}} = 2 \times (I_{\text{RMS}})^2 \times (R_{\text{DS(ONH)}} + R_{\text{DS(ONL)}}) = 2 \times (5\text{-A} / \sqrt{2})^2 \times (0.112\text{-}\Omega) = 2.8\text{-W} \quad (9)$$

The power loss due to the PWM switching frequency depends on the output voltage rise/fall time (t_{RF}), supply voltage, motor RMS current and the PWM switching frequency. The switching losses in each H-bridge during rise-time and fall-time are calculated as shown in Equation 10 and Equation 11.

$$P_{SW_RISE} = 0.5 \times V_{VM} \times I_{RMS} \times t_{RF} \times f_{PWM} \quad (10)$$

$$P_{SW_FALL} = 0.5 \times V_{VM} \times I_{RMS} \times t_{RF} \times f_{PWM} \quad (11)$$

After substituting the values of various parameters, the switching losses in each H-bridge are calculated as shown below -

$$P_{SW_RISE} = 0.5 \times 24\text{-V} \times (5\text{-A} / \sqrt{2}) \times (140 \text{ ns}) \times 30\text{-kHz} = 0.178\text{-W} \quad (12)$$

$$P_{SW_FALL} = 0.5 \times 24\text{-V} \times (5\text{-A} / \sqrt{2}) \times (100 \text{ ns}) \times 30\text{-kHz} = 0.178\text{-W} \quad (13)$$

The total switching loss for the stepper motor driver (P_{SW}) is calculated as twice the sum of rise-time (P_{SW_RISE}) switching loss and fall-time (P_{SW_FALL}) switching loss as shown below -

$$P_{SW} = 2 \times (P_{SW_RISE} + P_{SW_FALL}) = 2 \times (0.178\text{-W} + 0.178\text{-W}) = 0.712\text{-W} \quad (14)$$

Note

The output rise/fall time (t_{RF}) is expected to change based on the supply-voltage, temperature and device to device variation.

When the VCC pin is connected to an external voltage, the quiescent current is typically 4 mA. The power dissipation due to the quiescent current consumed by the power supply is calculated as shown below -

$$P_Q = V_{VM} \times I_{VM} \quad (15)$$

Substituting the values, quiescent power loss can be calculated as shown below -

$$P_Q = 24\text{-V} \times 4\text{-mA} = 0.096\text{-W} \quad (16)$$

Note

The quiescent power loss is calculated using the typical operating supply current (I_{VM}) which is dependent on supply-voltage, temperature and device to device variations.

The total power dissipation (P_{TOT}) is calculated as the sum of conduction loss, switching loss and the quiescent power loss as shown in [Equation 17](#).

$$P_{TOT} = P_{COND} + P_{SW} + P_Q = 2.8\text{-W} + 0.712\text{-W} + 0.096\text{-W} = 3.608\text{-W} \quad (17)$$

8.1.2.3 Junction Temperature Estimation

For an ambient temperature of T_A and total power dissipation (P_{TOT}), the junction temperature (T_J) is calculated as -

$$T_J = T_A + (P_{TOT} \times R_{\theta JA})$$

Considering a JEDEC standard 4-layer PCB, the junction-to-ambient thermal resistance ($R_{\theta JA}$) is 22.5 °C/W for the DDW package and 24.5 °C/W for the PWP package.

Assuming 25°C ambient temperature, the junction temperature for the DDW package is calculated as shown below -

$$T_J = 25^\circ\text{C} + (3.608\text{-W} \times 22.5 \text{ }^\circ\text{C/W}) = 106.2 \text{ }^\circ\text{C} \quad (18)$$

The junction temperature for the PWP package is calculated as shown below -

$$T_J = 25^\circ\text{C} + (3.608\text{-W} \times 24.5 \text{ }^\circ\text{C/W}) = 113.4 \text{ }^\circ\text{C} \quad (19)$$

For more accurate calculation, consider the dependency of on-resistance of FETs with device junction temperature shown in the Typical Operating Characteristics section.

8.1.3 Driving Brushed-DC Motors

The DRV8952 can be used to drive one or two brushed-DC motors.

8.1.3.1 Brushed-DC Driver Typical Application

The schematic below shows the DRV8952 driving two brushed-DC motors.




Figure 8-6. Driving two Brushed-DC Motors with DRV8952

The following truth table describes how to control brushed-DC motors -

Table 8-1. Brushed-DC Motor Truth Table

Function	EN1	EN2	IN1	IN2	OUT1	OUT2
Forward	1	1	1	PWM	H	H/L
Reverse	1	1	PWM	1	H/L	H
Brake	1	1	1	1	H	H
Brake*	1	1	0	0	L	L
Coast*	0	X	X	X	Z	X
Coast*	X	0	X	X	X	Z

Note

* IPROPI pins of the DDW package can not output proportional current in these conditions.

8.1.3.2 Power Loss Calculation

For a H-bridge with high-side recirculation, power dissipation for each FET can be approximated as follows:

- $P_{HS1} = R_{DS(ON)} \times I_L^2$
- $P_{LS1} = 0$
- $P_{HS2} = [R_{DS(ON)} \times I_L^2 \times (1-D)] + [2 \times V_D \times I_L \times t_D \times f_{PWM}]$

- $P_{LS2} = [R_{DS(ON)} \times I_L^2 \times D] + [VM \times I_L \times t_{RF} \times f_{PWM}]$

For estimating power dissipation for load current flow in the reverse direction, identical equations apply, with only swapping of HS1 with HS2 and LS1 with LS2.

Substituting the following values in the equations above -

- $VM = 24\text{ V}$
- $I_L = 4\text{ A}$
- $R_{DS(ON)} = 56\text{ m}\Omega$
- $D = 0.5$
- $V_D = 1\text{ V}$
- $t_D = 300\text{ ns}$
- $t_{RF} = 140\text{ ns}$
- $f_{PWM} = 20\text{ kHz}$

The losses in each FET can be calculated as follows -

$$P_{HS1} = 56\text{ m}\Omega \times 4^2 = 0.896\text{ W}$$

$$P_{LS1} = 0$$

$$P_{HS2} = [56\text{ m}\Omega \times 4^2 \times (1-0.5)] + [2 \times 1\text{ V} \times 4\text{ A} \times 300\text{ ns} \times 20\text{ KHz}] = 0.496\text{ W}$$

$$P_{LS2} = [56\text{ m}\Omega \times 4^2 \times 0.5] + [24 \times 4\text{ A} \times 140\text{ ns} \times 20\text{ kHz}] = 0.717\text{ W}$$

$$\text{Quiescent Current Loss } P_Q = 24\text{ V} \times 4\text{ mA} = 0.096\text{ W}$$

$$P_{TOT} = 2 \times (P_{HS1} + P_{LS1} + P_{HS2} + P_{LS2}) + P_Q = 2 \times (0.896 + 0 + 0.496 + 0.717) + 0.096 = 4.314\text{ W}$$

8.1.3.3 Junction Temperature Estimation

For an ambient temperature of T_A and total power dissipation (P_{TOT}), the junction temperature (T_J) is calculated as -

$$T_J = T_A + (P_{TOT} \times R_{\theta JA})$$

Considering a JEDEC standard 4-layer PCB, the junction-to-ambient thermal resistance ($R_{\theta JA}$) is 22.5 °C/W for the DDW package and 24.5 °C/W for the PWP package.

Assuming 25°C ambient temperature, the junction temperature for the DDW package is calculated as shown below -

$$T_J = 25^\circ\text{C} + (4.314\text{-W} \times 22.5\text{ }^\circ\text{C/W}) = 122.1\text{ }^\circ\text{C} \tag{20}$$

For more accurate calculation, consider the dependency of on-resistance of FETs with device junction temperature.

8.1.3.4 Driving Single Brushed-DC Motor

The outputs of DRV8952 can be connected in parallel to increase the drive current. [Figure 8-7](#) shows the schematic of DRV8952 driving a single brushed-DC motor.




Figure 8-7. Driving Single Brushed-DC motor with DRV8952

In this mode, a minimum of 30 nH to 100 nH inductance or a ferrite bead is required after the output pins before connecting the two channels together. This will help to prevent any shoot through between two paralleled channels during switching transient due to mismatch of paralleled channels (for example, asymmetric PCB layout, etc).

8.1.4 Driving Thermoelectric Coolers (TEC)

Thermoelectric coolers (TEC) work according to the Peltier effect. When a voltage is applied across the TEC, a DC current flows through the junction of the semiconductors, causing a temperature difference. Heat is transferred from one side of the TEC to the other. This creates a “hot” and a “cold” side of the TEC element. If the DC current is reversed, the hot and cold sides reverse as well.

A common way of modulating the current through the TEC is to use PWM driving and make the average current change by varying the ON and OFF duty cycles. To allow both heating and cooling from a single supply, a H-bridge topology is required. The DRV8952 can drive two H-bridges to drive two TECs bi-directionally with up to 5-A current. Pair of half-bridges can also be paralleled together to drive a single TEC with up to 10-A current.

The DRV8952 in DDW package also features current sense output (IPROPI) with 5% accuracy to eliminate the need for two external shunt resistors in a closed-loop control topology, saving bill-of-materials cost and space. [Figure 8-8](#) shows the schematic of two TECs connected to a DRV8952 driver.




Figure 8-8. Driving two TECs

Figure 8-9 shows the schematic to drive one TEC with higher current.




Figure 8-9. Driving one TEC with higher current

The LC filters connected to the output nodes convert the PWM output from the DRV8952 into a low-ripple DC voltage across the TEC. The filters are required to minimize the ripple current, because fast transients (e.g., square wave power) can shorten the life of the TEC. The maximum ripple current is recommended to be less than 10% of maximum current. The maximum temperature differential across the TEC, which decreases as ripple current increases, is calculated with the following equation:

$$\Delta T = \Delta T_{MAX} / (1 + N^2) \quad (21)$$

Where ΔT is actual temperature differential, ΔT_{MAX} is maximum possible temperature differential specified in the TEC datasheet, N is the ratio between ripple and maximum current. N should not be greater than 0.1.

The choice of the input PWM frequency is a trade-off between switching loss and use of smaller inductors and capacitors. High PWM frequency also means that the voltage across the TEC can be tightly controlled, and the LC components can potentially be cheaper.

The transfer function of a second order low-pass filter is shown in [Equation 21](#):

$$H(j\omega) = 1 / (1 - (\omega / \omega_0)^2 + j\omega / Q\omega_0) \quad (22)$$

Where,

$\omega_0 = 1 / \sqrt{LC}$, resonant frequency of the filter

Q = quality factor

ω = DRV8952 input PWM frequency

The resonant frequency for the filter is typically chosen to be at least one order of magnitude lower than the PWM frequency. With this assumption, [Equation 21](#) may be simplified to -

H in dB = $-40 \log (f_S/f_0)$

Where $f_0 = 1 / 2\pi\sqrt{LC}$ and f_S is the input PWM switching frequency.

- If $L = 10 \mu\text{H}$ and $C = 22 \mu\text{F}$, the resonant frequency is 10.7 kHz.
- This resonant frequency corresponds to 39 dB of attenuation at 100 kHz switching frequency.
- For $V_M = 24 \text{ V}$, 39 dB attenuation means that the amount of ripple voltage across the TEC element will be approximately 270 mV.
- For a TEC element with a resistance of 1.5Ω , the ripple current through the TEC will therefore be 180 mA.
- At the 5-A maximum output current of the DRV8952, 180 mA corresponds to 3.6% ripple current.
- This will cause about 0.13 % reduction of the maximum temperature differential of the TEC element, as per [Equation 21](#).

Adjust the LC values according to the supply voltage and DC current through the TEC element. The DRV8952 supports up to 200 kHz input PWM frequency. The power loss in the device at any given ambient temperature must be carefully considered before selecting the input PWM frequency.

Closing the loop on current is important in some TEC based heating and cooling systems. The DRV8952 in DDW package can achieve this without the need for external current shunt resistors. Internal current mirrors are used to monitor the currents in each half-bridge and this information is available on IPROPI pins. A microcontroller can monitor and adjust the PWM duty based on the IPROPI pin voltage. When driving two TECs, connect the IPROPI pins of the corresponding half-bridges together to measure the H-bridge current. For example, for the schematic shown in [Figure 8-8](#), IPROPI1 and IPROPI2 are tied together, and IPROPI3 and IPROPI4 are also together. When driving only one TEC as shown in [Figure 8-9](#), tie all the IPROPI pins together.

Additionally, the DRV8952 can regulate the current internally by providing an external voltage reference (VREF) to the device to adjust the current regulation trip point. The current loop would then be closed within the H-bridge itself.

8.1.5 Driving Brushless DC Motors

The DRV8952 can also be used to drive a three-phase brushless DC (BLDC) motor. The DRV8952 supports independent control of three phases required to drive the BLDC motor. One of the four half-bridges of the DRV8952 can be disabled while driving a BLDC motor, by connecting the corresponding EN pin to ground. [Figure 8-10](#) shows a schematic of the DRV8952 driving a BLDC motor.




Figure 8-10. Driving BLDC Motor with DRV8952

The three half-bridges required to drive a BLDC motor can be controlled by six inputs - EN1, EN2, EN3 and IN1, IN2, IN3.

- When EN1 is low, OUT1 becomes high-impedance, allowing current to flow through the internal body diodes of the high-side and low-side FETs.
- When EN1 is high and IN1 is low, OUT1 is driven low with its low-side FET enabled.
- When EN1 is high and IN1 is high, OUT1 is driven high with its high-side FET enabled.
- Likewise is true for OUT2 and OUT3.
- EN4 can be grounded to permanently disable OUT4.

A minimum of 30 nH to 100 nH inductance or a ferrite bead has to be connected after the output pins. This will help to prevent any shoot through due to mismatch between channels (for example, process variation, unsymmetrical PCB layout, etc).

The IPROPI pins of the DDW package output a current proportional to the current flowing through the high-side FET of each half-bridge. The IPROPI output accuracy at maximum rated current is 5%.

$$I_{\text{PROPI}} = I_{\text{HS}} \times A_{\text{IPROPI}}$$

Each IPROPI pin should be connected to an external resistor (R_{IPROPI}) to ground in order to generate a proportional voltage (V_{IPROPI}) on the IPROPI pin. This allows for the load current to be measured as the voltage drop across the R_{IPROPI} resistor with a standard analog to digital converter (ADC).

$$V_{\text{IPROPI}} = I_{\text{PROPI}} \times R_{\text{IPROPI}}$$

If higher accuracy of current sensing is required or for the PWP package, external sense resistors can be placed between the PGND pins and system ground. The voltage drop across the external sense resistor should not exceed 300 mV.

9 Package Thermal Considerations

9.1 DDW Package

The thermal pad of the package has to be soldered with a very good coverage on PCB to deliver the power specified in the data sheet. Refer to the [Section 11.1](#) section for more details.

9.1.1 Thermal Performance

The datasheet-specified junction-to-ambient thermal resistance, $R_{\theta JA}$, is primarily useful for comparing various drivers or approximating thermal performance. However, the actual system performance may be better or worse than this value depending on PCB stackup, routing, number of vias, and copper area around the thermal pad. The length of time the driver drives a particular current will also impact power dissipation and thermal performance. This section considers how to design for steady-state and transient thermal conditions.

The data in this section was simulated using the following criteria:

HTSSOP (DDW package)

- 2-layer PCB (size 114.3 x 76.2 x 1.6 mm), standard FR4, 1-oz (35 μ m copper thickness) or 2-oz copper thickness. Thermal vias are only present under the thermal pad (13 x 5 thermal via array, 1.1 mm pitch, 0.2 mm diameter, 0.025 mm Cu plating).
 - Top layer: HTSSOP package footprint and copper plane heatsink. Top layer copper area is varied in simulation.
 - Bottom layer: ground plane thermally connected through vias under the thermal pad for the driver. Bottom layer copper area varies with top copper area.
- 4-layer PCB (size 114.3 x 76.2 x 1.6 mm), standard FR4. Outer planes are 1-oz (35 μ m copper thickness) or 2-oz copper thickness. Inner planes are kept at 1-oz. Thermal vias are only present under the thermal pad (13 x 5 thermal via array, 1.1 mm pitch, 0.2 mm diameter, 0.025 mm Cu plating).
 - Top layer: HTSSOP package footprint and copper plane heatsink. Top layer copper area is varied in simulation.
 - Mid layer 1: GND plane thermally connected to thermal pad through vias. The area of the ground plane varies with top copper area.
 - Mid layer 2: power plane, no thermal connection. The area of the power plane varies with top copper area.
 - Bottom layer: signal layer thermally connected through via stitching from the TOP and internal GND plane. Bottom layer thermal pad is the same size as the top layer copper area.

[Figure 9-1](#) shows an example of the simulated board for the DDW package. [Table 9-1](#) shows the dimensions of the board that were varied for each simulation.




Figure 9-1. DDW PCB model top layer

Table 9-1. Dimension A for DDW package

Cu area (cm ²)	Dimension A (mm)
2	19.79
4	26.07
8	34.63
16	46.54
32	63.25

9.1.1.1 Steady-State Thermal Performance

"Steady-state" conditions assume that the driver operates with a constant RMS current over a long period of time. The figures in this section show how $R_{\theta JA}$ and Ψ_{JB} (junction-to-board characterization parameter) change depending on copper area, copper thickness, and number of layers of the PCB. More copper area, more layers, and thicker copper planes decrease $R_{\theta JA}$ and Ψ_{JB} , which indicate better thermal performance from the PCB layout.




Figure 9-2. DDW Package, PCB junction-to-ambient thermal resistance vs copper area




Figure 9-3. DDW Package, junction-to-board characterization parameter vs copper area

9.1.1.2 Transient Thermal Performance

The driver may experience different transient driving conditions that cause large currents to flow for a short duration of time. These may include -

- Motor start-up when the rotor is initially stationary.
- Fault conditions when there is a supply or ground short to one of the motor outputs, and the overcurrent protection triggers.
- Briefly energizing a motor or solenoid for a limited time, then de-energizing.

For these transient cases, the duration of drive time is another factor that impacts thermal performance in addition to copper area and thickness. In transient cases, the thermal impedance parameter $Z_{\theta JA}$ denotes the junction-to-ambient thermal performance. The figures in this section show the simulated thermal impedances for 1-oz and 2-oz copper layouts for the DDW package. These graphs indicate better thermal performance with short current pulses. For short periods of drive time, the device die size and package dominates the thermal performance. For longer drive pulses, board layout has a more significant impact on thermal performance. Both graphs show the curves for thermal impedance split due to number of layers and copper area as the duration of the drive pulse duration increases. Long pulses can be considered steady-state performance.




Figure 9-4. DDW package junction-to-ambient thermal impedance for 1-oz copper layouts




Figure 9-5. DDW package junction-to-ambient thermal impedance for 2-oz copper layouts

10 Power Supply Recommendations

The DRV8952 is designed to operate from an input voltage supply (VM) range from 4.5 V to 55 V. A 0.01- μF ceramic capacitor rated for VM must be placed close to the VM pins of DRV8952. In addition, a bulk capacitor must be included on VM.

10.1 Bulk Capacitance

Having appropriate local bulk capacitance is an important factor in system design. It is generally beneficial to have more bulk capacitance, while the disadvantages are increased cost and physical size.

The amount of local capacitance needed depends on a variety of factors, including:

- The highest current required by the system
- The power supply's capacitance and ability to source current
- The amount of parasitic inductance between the power supply and system
- The acceptable voltage ripple

The inductance between the power supply and system will limit the rate current can change from the power supply. If the local bulk capacitance is too small, the system will respond to excessive current demands or dumps with a change in voltage. When adequate bulk capacitance is used, the voltage remains stable and high current can be quickly supplied.

The data sheet generally provides a recommended value, but system-level testing is required to determine the appropriate sized bulk capacitor.

The voltage rating for bulk capacitors should be higher than the operating voltage, to provide margin for cases when the motor transfers energy to the supply.




Figure 10-1. Example Setup of System With External Power Supply

10.2 Power Supplies

The DRV8952 needs only a single supply voltage connected to the VM pins.

- The VM pin provides the power supply to the half-Bridges.
- An internal voltage regulator provides a 5V supply (DVDD) for the digital and low-voltage analog circuitry. The DVDD pin is not recommended to be used as a voltage source for external circuitry.
- For the DDW package, an external low-voltage supply can be connected to the VCC pin to power the internal circuitry. A 0.1- μF decoupling capacitor should be placed close to the VCC pin to provide a constant voltage during transient.
- Additionally, the high-side gate drive requires a higher voltage supply, which is generated by built-in charge pump requiring external capacitors.

11 Layout

11.1 Layout Guidelines

- The VM pins should be bypassed to PGND pins using low-ESR ceramic bypass capacitors with a recommended value of 0.01 μF rated for VM. The capacitors should be placed as close to the VM pins as possible with a thick trace or ground plane connection to the device PGND pins.
- The VM pins should be bypassed to PGND using a bulk capacitor rated for VM. This component can be an electrolytic capacitor.
- A low-ESR ceramic capacitor must be placed in between the CPL and CPH pins. A value of 0.1 μF rated for VM is recommended. Place this component as close to the pins as possible.
- A low-ESR ceramic capacitor must be placed in between the VM and VCP pins. A value of 1 μF rated for 16 V is recommended. Place this component as close to the pins as possible.
- Bypass the DVDD pin to ground with a low-ESR ceramic capacitor. A value of 1 μF rated for 6.3 V is recommended. Place this bypassing capacitor as close to the pin as possible.
- For the DDW package, bypass the VCC pin to ground with a low-ESR ceramic capacitor. A value of 0.1 μF rated for 6.3 V is recommended. Place this bypassing capacitor as close to the pin as possible.
- In general, inductance between the power supply pins and decoupling capacitors must be avoided.
- The thermal PAD must be connected to system ground.
 - It is recommended to use a big unbroken single ground plane for the whole system / board. The ground plane can be made at bottom PCB layer.
 - In order to minimize the impedance and inductance, the traces from ground pins should be as short and wide as possible, before connecting to bottom layer ground plane through vias.
 - Multiple vias are suggested to reduce the impedance.
 - Try to clear the space around the device as much as possible especially at bottom PCB layer to improve the heat spreading.
 - Single or multiple internal ground planes connected to the thermal PAD will also help spreading the heat and reduce the thermal resistance.

11.2 PCB Material Recommendation

FR-4 Glass Epoxy material with 2 oz. (70 μm) copper on both top and bottom layer is recommended for improved thermal performance and better EMI margin (due to lower PCB trace inductance).

11.3 Thermal Considerations

Thermal pad of the package is attached at bottom of the device to improve the thermal capability. The thermal pad has to be soldered with a very good coverage on PCB to deliver the power specified in the data sheet. Refer to the [Section 11.1](#) section for more details.

12 Device and Documentation Support

TI offers an extensive line of development tools. Tools and software to evaluate the performance of the device, generate code, and develop solutions are listed below.

12.1 Related Documentation

- Texas Instruments, [How to Drive Unipolar Stepper Motors with DRV8xxx application report](#)
- Texas Instruments, [Calculating Motor Driver Power Dissipation application report](#)
- Texas Instruments, [Current Recirculation and Decay Modes application report](#)
- Texas Instruments, [Understanding Motor Driver Current Ratings application report](#)
- Texas Instruments, [Motor Drives Layout Guide application report](#)
- Texas Instruments, [Semiconductor and IC Package Thermal Metrics application report](#)
- Texas Instruments, [What Motor Drivers should be considered for driving TEC](#)

12.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on [ti.com](#). Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

12.3 Support Resources

[TI E2E™ support forums](#) are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use](#).

12.4 Trademarks

TI E2E™ is a trademark of Texas Instruments.
All trademarks are the property of their respective owners.

12.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.


ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

12.6 Glossary

[TI Glossary](#) This glossary lists and explains terms, acronyms, and definitions.

13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.




PACKAGE OUTLINE

DDW0044E

PowerPAD™ TSSOP - 1.2 mm max height

PLASTIC SMALL OUTLINE



4226764/A 05/2021

NOTES:

PowerPAD is a trademark of Texas Instruments.


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
4. Reference JEDEC registration MO-153.
5. Features may differ or may not be present.

EXAMPLE BOARD LAYOUT

DDW0044E

PowerPAD™ TSSOP - 1.2 mm max height

PLASTIC SMALL OUTLINE



NOTES: (continued)


6. Publication IPC-7351 may have alternate designs.
7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
8. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature numbers SLMA002 (www.ti.com/lit/slma002) and SLMA004 (www.ti.com/lit/slma004).
9. Size of metal pad may vary due to creepage requirement.

EXAMPLE STENCIL DESIGN

DDW0044E

PowerPAD™ TSSOP - 1.2 mm max height

PLASTIC SMALL OUTLINE



SOLDER PASTE EXAMPLE

PAD 45:
100% PRINTED SOLDER COVERAGE BY AREA
SCALE:6X

STENCIL THICKNESS	SOLDER STENCIL OPENING
0.1	4.25 X 8.94
0.125	3.80 X 8.00 (SHOWN)
0.15	3.47 X 7.30
0.175	3.21 X 6.76

4226764/A 05/2021

NOTES: (continued)


- Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- Board assembly site may have different recommendations for stencil design.



PWP0028T

PACKAGE OUTLINE
PowerPAD™ TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



4228687/A 05/2021

NOTES:

PowerPAD is a trademark of Texas Instruments.


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
4. Reference JEDEC registration MO-153.
5. Features may differ or may not be present.

EXAMPLE BOARD LAYOUT

PWP0028T

PowerPAD™ TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)


6. Publication IPC-7351 may have alternate designs.
7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
8. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature numbers SLMA002 (www.ti.com/lit/slma002) and SLMA004 (www.ti.com/lit/slma004).
9. Size of metal pad may vary due to creepage requirement.
10. Vias are optional depending on application, refer to device data sheet. It is recommended that vias under paste be filled, plugged or tented.

EXAMPLE STENCIL DESIGN

PWP0028T

PowerPAD™ TSSOP - 1.2 mm max height


SMALL OUTLINE PACKAGE




NOTES: (continued)

11. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
12. Board assembly site may have different recommendations for stencil design.

13.1 Tape and Reel Information




QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
DRV8952PWPR	HTSSOP	PWP	28	2500	330.0	16.4	6.75	10.1	1.8	12	16	Q1
DRV8952DDWR	HTSSOP	DDW	44	2500	330.0	24.4	8.9	14.7	1.4	12	24	Q1

TAPE AND REEL BOX DIMENSIONS



Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
DRV8952PWPR	HTSSOP	PWP	28	2500	356.0	356.0	35.0
DRV8952DDWR	HTSSOP	DDW	44	2500	367.0	367.0	45.0

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
DRV8952DDWR	ACTIVE	HTSSOP	DDW	44	2500	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-40 to 125	DRV8952	Samples
DRV8952PWPR	ACTIVE	HTSSOP	PWP	28	2500	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-40 to 125	DRV8952	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBsolete: TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

GENERIC PACKAGE VIEW


PWP 28

PowerPAD™ TSSOP - 1.2 mm max height

4.4 x 9.7, 0.65 mm pitch


SMALL OUTLINE PACKAGE

This image is a representation of the package family, actual package may vary.
Refer to the product data sheet for package details.



4224765/B


PWP0028T



PACKAGE OUTLINE

PowerPAD™ TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES:

PowerPAD is a trademark of Texas Instruments.


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
4. Reference JEDEC registration MO-153.
5. Features may differ or may not be present.

EXAMPLE BOARD LAYOUT

PWP0028T

PowerPAD™ TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)


6. Publication IPC-7351 may have alternate designs.
7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
8. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature numbers SLMA002 (www.ti.com/lit/slma002) and SLMA004 (www.ti.com/lit/slma004).
9. Size of metal pad may vary due to creepage requirement.
10. Vias are optional depending on application, refer to device data sheet. It is recommended that vias under paste be filled, plugged or tented.

EXAMPLE STENCIL DESIGN

PWP0028T

PowerPAD™ TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



SOLDER PASTE EXAMPLE
 BASED ON 0.125 mm THICK STENCIL
 SCALE: 8X

STENCIL THICKNESS	SOLDER STENCIL OPENING
0.1	3.10 X 7.39
0.125	2.77 X 6.61 (SHOWN)
0.15	2.53 X 6.03
0.175	2.34 X 5.59

4226687/A 05/2021

NOTES: (continued)

11. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
12. Board assembly site may have different recommendations for stencil design.

GENERIC PACKAGE VIEW


DDW 44

PowerPAD TSSOP - 1.2 mm max height



6.1 x 14, 0.635 mm pitch

PLASTIC SMALL OUTLINE

This image is a representation of the package family, actual package may vary.
Refer to the product data sheet for package details.



4224876/A



4226764/A 05/2021

NOTES:

PowerPAD is a trademark of Texas Instruments.


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
4. Reference JEDEC registration MO-153.
5. Features may differ or may not be present.

EXAMPLE BOARD LAYOUT


DDW0044E

PowerPAD™ TSSOP - 1.2 mm max height

PLASTIC SMALL OUTLINE



LAND PATTERN EXAMPLE
SCALE:6X



SOLDER MASK DETAILS
NOT TO SCALE

4226764/A 05/2021

NOTES: (continued)


6. Publication IPC-7351 may have alternate designs.
7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
8. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature numbers SLMA002 (www.ti.com/lit/slma002) and SLMA004 (www.ti.com/lit/slma004).
9. Size of metal pad may vary due to creepage requirement.

EXAMPLE STENCIL DESIGN

DDW0044E

PowerPAD™ TSSOP - 1.2 mm max height

PLASTIC SMALL OUTLINE



SOLDER PASTE EXAMPLE
 PAD 45:
 100% PRINTED SOLDER COVERAGE BY AREA
 SCALE:6X

STENCIL THICKNESS	SOLDER STENCIL OPENING
0.1	4.25 X 8.94
0.125	3.80 X 8.00 (SHOWN)
0.15	3.47 X 7.30
0.175	3.21 X 6.76

4226764/A 05/2021

NOTES: (continued)

10. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
11. Board assembly site may have different recommendations for stencil design.

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](#) or other applicable terms available either on [ti.com](https://www.ti.com) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2024, Texas Instruments Incorporated