











SLVSEE2A - FEBRUARY 2018 - REVISED APRIL 2018

ESD204

ESD204 4-Channel Low-Capacitance Surge and ESD Protection Diode

Features

- IEC 61000-4-2 Level 4 ESD Protection
 - ±30-kV Contact Discharge
 - ±30-kV Air Gap Discharge
- IEC 61000-4-4 EFT Protection
 - 80 A (5/50 ns)
- IEC 61000-4-5 Surge Protection
 - 5.5 A (8/20 μs)
 - Low Surge Clamping Voltage 8.5 V at 5.5 A Ipp
- IO Capacitance:
 - 0.55 pF (Typical)
- HDMI 2.0 Compliant
- DC Breakdown Voltage: 5.5 V (Minimum)
- Ultra Low Leakage Current: 10 nA (Maximum)
- Supports High Speed Interfaces up to 6 Gbps
- Industrial Temperature Range: -40°C to +125°C
- Easy Flow-Through Routing Package

Applications

- **End Equipment**
 - **IP Network Camera**
 - DVR and NVR
 - **Ethernet Switches and Routers**
 - Laptops and Desktops
 - Set-Top Boxes
 - TV and Monitors
 - Mobile and Tablets
- Interfaces
 - HDMI 2.0
 - HDMI 1.4
 - **USB 3.0**
 - Display Port 1.3
 - PCI Express 3.0
 - Ethernet 10/100/1000 Mbps

3 Description

The ESD204 is a bidirectional TVS ESD protection diode array for HDMI and USB surge protection up to 5.5 A (8/20 µs). The ESD204 is rated to dissipate ESD strikes at the maximum level specified in the IEC 61000-4-2 international standard (Level 4).

The low clamping and high differential bandwidth provided by ESD204 enables the device to cleanly pass high speed signals while providing robust protection to downstream devices. This device has a low capacitance of 0.55-pF per channel making it suitable for protecting high-speed interfaces up to 6 Gbps such as HDMI 2.0, HDMI 1.4, USB 3.0 and Ethernet 1G. The low dynamic resistance and low clamping voltage ensure system level protection against transient events.

The ESD204 is offered in the industry standard USON-10 (DQA) package. The package features flow-through routing and 0.5-mm pin pitch easing implementation and reducing design time.

Device Information⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE (NOM)		
ESD204	USON (10)	2.50 mm × 1.00 mm		

(1) For all available packages, see the orderable addendum at the end of the data sheet.

Typical Application Schematic






Table of Contents

1	Features 1	7.3 Feature Description
2	Applications 1	7.4 Device Functional Modes
3	Description 1	8 Application and Implementation 8
4	Revision History2	8.1 Application Information 8
5	Pin Configuration and Functions	8.2 Typical Application9
6	Specifications4	9 Power Supply Recommendations 10
٠	6.1 Absolute Maximum Ratings	10 Layout 10
	6.2 ESD Ratings -JEDEC Specifications	10.1 Layout Guidelines 10
	6.3 ESD Ratings - IEC Specifications	10.2 Layout Examples11
	6.4 Recommended Operating Conditions4	11 Device and Documentation Support 12
	6.5 Thermal Information	11.1 Receiving Notification of Documentation Updates 12
	6.6 Electrical Characteristics	11.2 Community Resources
	6.7 Typical Characteristics	11.3 Trademarks12
7	Detailed Description 8	11.4 Electrostatic Discharge Caution
-	7.1 Overview 8	11.5 Glossary12
	7.2 Functional Block Diagram	12 Mechanical, Packaging, and Orderable Information

4 Revision History


Cł	Changed from Advance Information to Production Data		
•	Changed from Advance Information to Production Data		1

Product Folder Links: ESD204

Submit Documentation Feedback



5 Pin Configuration and Functions



Pin Functions

	PIN	TYPE	DESCRIPTION				
NAME	NO.	ITPE	DESCRIPTION				
GND	3	Curanumal	Crawal Correct to record				
GND	8	Ground	Ground. Connect to ground				
IO1	1						
IO2	2	1/0	ESD protected channel. Connect to the line being protected.				
IO3	4	I/O					
IO4	5						
NC	6						
NC	7	NO	Not connected internally; Can be connected to line being protected for optional flow-				
NC	9	NC NC	through routing. Can also be left floating or grounded				
NC	10						



6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

		MIN	MAX	UNIT
Electrical Fast Transient	IEC 61000-4-4 Peak Current at 25°C		80	А
Deals Dules	IEC 61000-4-5 Surge (t _p 8/20 μs) Peak Power at 25°C		50	W
Peak Pulse	IEC 61000-4-5 Surge (t _p 8/20 μs) Peak Current at 25°C		5.5	Α
T _A	Operating free-air temperature	-40	125	°C
T _{stg}	Storage temperature	-65	155	°C

⁽¹⁾ Stresses beyond those listed under *Absolute Maximum Rating* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Condition*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

6.2 ESD Ratings -JEDEC Specifications

			VALUE	UNIT
	Classicated disabance	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins ⁽¹⁾	±2500	V
V _(ESD)	Electrostatic discharge	Charged device model (CDM), per JEDEC specification JESD22-C101, all pins (2)	±1000	V

⁽¹⁾ JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

6.3 ESD Ratings - IEC Specifications

			VALUE	UNIT
V	Electrostatio discharge	IEC 61000-4-2 Contact Discharge, all pins	±30000	V
V _(ESD)	Electrostatic discharge	IEC 61000-4-2 Air Discharge, all pins	±30000	V

6.4 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM MAX	UNIT
V_{IN}	Input voltage	-3.6	3.6	V
T _A	Operating Free Air Temperature	-40	125	°C

6.5 Thermal Information

		ESD204	
	THERMAL METRIC ⁽¹⁾	DQA (USON)	UNIT
		10 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	262.1	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	184.6	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	138.2	°C/W
Ψ_{JT}	Junction-to-top characterization parameter	41.8	°C/W
Ψ_{JB}	Junction-to-board characterization parameter	137.8	°C/W
R ₀ JC(bot)	Junction-to-case (bottom) thermal resistance	N/A	

⁽¹⁾ For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

⁽²⁾ JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



6.6 Electrical Characteristics

At $T_A = 25$ °C unless otherwise noted


	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
V _{RWM}	Reverse stand-off voltage	I _{IO} < 10 nA, across operating temperature range	-3.6		3.6	V	
V_{BRF}	Positive Breakdown Voltage, Each IO Pin to GND ⁽¹⁾	I _{IO} = 1 mA	5		7.9	V	
V _{BRR}	Negative Breakdown Voltage, Each IO Pin to GND ⁽¹⁾	I _{IO} = -1 mA,	-7.9		-5	V	
V _{HOLD}	Positive Holding Voltage, Each IO pin to GND ⁽²⁾	I _{IO} = 1 mA		6.2		V	
V _{HOLD-NEG}	Negative Holding Voltage, Each IO pin to GND ⁽²⁾	I _{IO} = -1 mA		-6.2		V	
		Surge I _{PP} = 5.5 A, Each IO pin to GND, GND to Each IO pin, tp=8/20 μs		8.5		V	
V _{CLAMP}	Clamping voltage	TLP I _{PP} = 5 A, Each IO pin to GND, GND to Each IO pin, t_p =10/100 ns		8.2		V	
		TLP I _{PP} = 16 A, Each IO pin to GND, GND to Each IO pin, t_p =10/100 ns		11.5		V	
		Each IO Pin to GND, TLP t _p =10/100 ns		0.3			
R_{DYN}	Dynamic resistance	GND to Each IO Pin, TLP t _p =10/100 ns		0.3		Ω	
C _{LINE}	Line capacitance, any IO to GND	V _{IO} = 0 V, V _{p-p} = 30 mV, f = 1 MHz		0.55	0.65	pF	
ΔC_{LINE}	Variation of line capacitance	C_{LINE1} - C_{LINE2} , V_{IO} = 0 V, Vp-p = 30 mV, f = 1 MHz		0.02	0.07	pF	
C _{CROSS}	Line-to-line capacitance	V _{IO} = 0 V, V _{rms} = 30 mV, f = 1 MHz		0.25	0.35	pF	

⁽¹⁾ V_{BRF} and V_{BRR} are defined as the voltage obtained at 1 mA when sweeping the voltage up, before the device latches into the snapback state

⁽²⁾ VHOLD is defined as the voltage when 1 mA is applied, after the device has successfully latched into the snapback state.



6.7 Typical Characteristics




Submit Documentation Feedback

Copyright © 2018, Texas Instruments Incorporated



Typical Characteristics (continued)






7 Detailed Description

7.1 Overview

The ESD204 is a bidirectional ESD Protection Diode with ultra-low capacitance. This device can dissipate ESD strikes up to 30kV (Contact/Air) level specified by the IEC 61000-4-2 International Standard. Additionally, ESD204 dissipates 5.5 A of surge current (8/20 µs waveform) per IEC 61000-4-5 standard. The ultra-low capacitance makes this device capable of supporting any super high-speed signal pins.

7.2 Functional Block Diagram



7.3 Feature Description

ESD204 provides ESD protection up to ±30-kV contact and ±30-kV air gap per IEC61000-4-2 standard. During an ESD event, ESD diode connected to the IO pin turns on and diverts the ESD current to ground. Additionally, ESD204 also provides protection against IEC 61000-4-5 surge currents up to 5.5 A (8/20 µs waveform) and up to 80 A per IEC 61000-4-4 electrical fast transient (EFT) standard. Please see the Application Note on IEC61000-4-x standard based tests. ESD204 provides a very low clamping voltage of 11.5 V at 16 A 100 ns TLP current and 8.5 V at 5.5 A surge current (8/20 µs waveform).

The capacitance between each I/O pin to ground is 0.55 pF (typical) and 0.65 pF (maximum). This device supports data rates up to 6 Gbps. The DC breakdown voltage of each I/O pin is a minimum of ±5 V. This ensures that sensitive equipment is protected from surges above the reverse standoff voltage of ±3.6 V. The I/O pins feature an ultra-low leakage current of 10 nA (maximum) with a bias of ±3.6 V.

7.4 Device Functional Modes

The ESD204 is a passive integrated circuit that triggers when voltages are above V_{BRF} or below V_{BRR} . During ESD events, voltages as high as ± 30 kV (contact/air) can be directed to ground via the internal diode network. When the voltages on the protected line fall below the trigger levels of ESD204 (usually within 10s of nanoseconds) the device reverts to passive.

8 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

8.1 Application Information

The ESD204 is a diode type TVS array which is used to provide a path to ground for dissipating ESD events on high-speed signal lines between an interface connector and a system. As the current from ESD passes through the TVS, only a small voltage drop is present across the diode. This is the voltage presented to the protected IC. The low R_{DYN} of the triggered TVS holds this voltage, V_{CLAMP} , to a safe level for the protected IC.



8.2 Typical Application




Figure 11. ESD204 Protecting the HDMI Interface

8.2.1 Design Requirements

In this design example, two ESD204 devices and one TPD4E05U06 device are used to protect an HDMI 2.0 interface. For HDMI 2.0 application design parameters listed in Table 1 are known.

Table 1. Design Parameters

DESIGN PARAMETER	VALUE
Signal range on high speed differential data lines	0 to 3.6 V
Operating frequency of high speed data lines	3 GHz (First Harmonic)
Signal range on control lines (CEC, UTILITY, DDC_CLK and DDC_DAT)	0 to 5 V

8.2.2 Detailed Design Procedure

8.2.2.1 Signal Range


ESD204 supports signal ranges between -3.6 V and 3.6 V, which supports the high-speed lines on the HDMI 2.0 application. The TPD4E05U06 supports signal ranges between 0 V and 5.5 V, which supports the HDMI control lines.

8.2.2.2 Operating Frequency

The ESD204 has a 0.55 pF (typical) capacitance, which supports the HDMI 2.0 rate of 6 Gbps. The TPD4E05U06 has a typical capacitance of 0.5 pF, which easily support the control lines. The ESD204 has 4 identical protection channels for the differential HDMI high-speed signal lines. The symmetrical pin out of the device with a ground pin between the two differential signal pins makes it suitable for this application.



8.2.3 Application Curves



9 Power Supply Recommendations

This device is a passive ESD device so there is no need to power it. Take care not to violate the recommended I/O specification (–3.6 V to 3.6 V) to ensure the device functions properly.

10 Layout

10.1 Layout Guidelines

- The optimum placement is as close to the connector as possible.
 - EMI during an ESD event can couple from the trace being struck to other nearby unprotected traces, resulting in early system failures.
 - The PCB designer must minimize the possibility of EMI coupling by keeping any unprotected traces away from the protected traces which are between the TVS and the connector.
- Route the protected traces as straight as possible.
- Eliminate any sharp corners on the protected traces between the TVS and the connector by using rounded corners with the largest radii possible.
 - Electric fields tend to build up on corners, increasing EMI coupling.

Submit Documentation Feedback






Figure 14. HDMI Type-A Transmitter Port Layout



11 Device and Documentation Support

11.1 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

11.2 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community *TI's Engineer-to-Engineer (E2E) Community.* Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

11.3 Trademarks

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

11.4 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

11.5 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

www.ti.com 10-Nov-2025

PACKAGING INFORMATION

Orderable part number	Status	Material type	Package Pins	Package qty Carrier	RoHS	Lead finish/	MSL rating/	Op temp (°C)	Part marking
	(1)	(2)			(3)	Ball material	Peak reflow		(6)
						(4)	(5)		
ESD204DQAR	Active	Production	USON (DQA) 10	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	(CE5, CEG)
									CEY
ESD204DQAR.B	Active	Production	USON (DQA) 10	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	(CE5, CEG)
			`						CEY
ESD204DQARG4	Active	Production	USON (DQA) 10	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	CE5
ESD204DQARG4.B	Active	Production	USON (DQA) 10	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	CE5

⁽¹⁾ Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.


⁽⁶⁾ Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

PACKAGE MATERIALS INFORMATION

www.ti.com 25-Jul-2025

TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
ESD204DQAR	USON	DQA	10	3000	180.0	8.4	1.2	2.7	0.63	4.0	8.0	Q1
ESD204DQARG4	USON	DQA	10	3000	180.0	8.4	1.2	2.7	0.63	4.0	8.0	Q1

PACKAGE MATERIALS INFORMATION

www.ti.com 25-Jul-2025




*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
ESD204DQAR	USON	DQA	10	3000	210.0	185.0	35.0
ESD204DQARG4	USON	DQA	10	3000	210.0	185.0	35.0


1 x 2.5, 0.5 mm pitch

PLASTIC SMALL OUTLINE - NO LEAD

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.








NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.






NOTES: (continued)

3. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).






NOTES: (continued)

4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.








NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.






NOTES: (continued)

3. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).





NOTES: (continued)

 Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you fully indemnify TI and its representatives against any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale, TI's General Quality Guidelines, or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products. Unless TI explicitly designates a product as custom or customer-specified, TI products are standard, catalog, general purpose devices.

TI objects to and rejects any additional or different terms you may propose.

Copyright © 2025, Texas Instruments Incorporated

Last updated 10/2025