







INA849 SBOS945B - NOVEMBER 2020 - REVISED APRIL 2021

INA849 Ultra-Low-Noise (1 nV/ $\sqrt{\text{Hz}}$), High-Bandwidth, Instrumentation Amplifier

1 Features

- Ultra-low noise: 1-nV/√Hz input voltage noise
- Precision super-beta input performance:
 - Low offset voltage: 35 μV (maximum)
 - Low offset voltage drift: 0.4 μV/°C (maximum)
 - Low input bias current: 20 nA (maximum)
 - Low gain drift: 5 ppm/°C for G = 1 (maximum)
- Bandwidth: 28 MHz (G = 1), 8 MHz (G = 100)
- Slew rate: 35 V/µs
- Common-mode rejection: 120 dB (minimum) for maximum gain
- Supply range:
 - Single supply: 8 V to 36 V
 - Dual supply: ±4 V to ±18 V
- Specified temperature range:
 - -40°C to +125°C
- Packages: 8-pin SOIC and VSSOP

2 Applications

- Analog input module
- Microphone preamplifier
- Flow transmitter
- **Battery test**
- LCD test
- Electrocardiogram (ECG)
- Surgical equipment
- Process analytics (pH, gas, concentration, force and humidity)

3 Description


The INA849 is an ultra-low noise instrumentation amplifier optimized for maximum accuracy in highresolution systems and operation over a wide singlesupply or dual-supply range. The device offers significantly lower input bias current than competitors as a result of super-beta input transistors. A state-ofthe-art manufacturing process provides exceptionally low voltage noise, input offset voltage, and offset voltage drift.

Precisely matched integrated resistors provide a high, 92-dB (G = 1) common-mode rejection across the full input common-mode range. A single external resistor sets any gain from 1 to 10,000. The current-feedback topology of the INA849 provides wide bandwidth at higher gains for very-small, fast-moving signals. For example, the device provides 8 MHz of bandwidth at G = 100, and 28 MHz at a G = 1, with a fast 0.4-us settling time (0.01%) for directly driving highresolution, analog-to-digital converters (ADCs).


Device Information

PART NUMBER	PACKAGE ⁽¹⁾	BODY SIZE (NOM)
INA849	SOIC (8)	4.90 mm × 3.91 mm
	VSSOP (8)	3.00 mm × 3.00 mm

See the package option addendum at the end of the data sheet for all available packages.



INA849 Simplified Internal Schematic



Input-Referred Voltage Noise Spectral Density vs Frequency



Table of Contents

1 Features	1	8.4 Device Functional Modes	18
2 Applications		9 Application and Implementation	
3 Description		9.1 Application Information	
4 Revision History		9.2 Typical Application	
5 Device Comparison Table		10 Power Supply Recommendations	
6 Pin Configuration and Functions	3	11 Layout	25
7 Specifications		11.1 Layout Guidelines	
7.1 Absolute Maximum Ratings		11.2 Layout Example	
7.2 ESD Ratings		12 Device and Documentation Support	
7.3 Recommended Operating Conditions	4	12.1 Documentation Support	27
7.4 Thermal Information	5	12.2 Receiving Notification of Documentation Updates	
7.5 Electrical Characteristics	5	12.3 Support Resources	27
7.6 Typical Characteristics	8	12.4 Trademarks	
8 Detailed Description		12.5 Electrostatic Discharge Caution	27
8.1 Overview		12.6 Glossary	
8.2 Functional Block Diagram		13 Mechanical, Packaging, and Orderable	
8.3 Feature Description	17	Information	27
·			

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

С	hanges from Revision A (December 2020) to Revision B (April 2021)	Page
•	Changed DGK (VSSOP-8) package from advanced information (preview) to production data (active)	1
•	Changed typical value of current noise from 1.6 pA/√Hz to 1.1 pA/√(Hz)	
•	Added note 9	
•	Changed Figure 7-25, Current Noise Spectral Density vs Frequency (RTI)	
•	Changed Figure 7-42, Total Harmonic Distortion vs Frequency	
•	Changed Figure 7-43, Total Harmonic Distortion vs Frequency at Different Loads	
•	Changed Figure 7-44, Second Harmonic Distortion vs Frequency	
•	Changed Figure 7-45, Third Harmonic Distortion vs Frequency	
С	hanges from Revision * (November 2020) to Revision A (December 2020)	Page
•	Changed INA849 device from advanced information (preview) to production data (active)	1
•	Added preview DGK package and associated content	



5 Device Comparison Table

DEVICE	DESCRIPTION	GAIN EQUATION	RG PINS AT PIN
INA159	G = 0.2 V differential amplifier for ±10-V to 3-V and 5-V conversion	G = 0.2 V/V	N/A
INA819	35-μV offset, 0.4-μV/°C V _{OS} drift, 8-nV/ \sqrt{Hz} noise, low-power, precision instrumentation amplifier	G = 1 + 50 kΩ / RG	2, 3
INA818	35-μV offset, 0.4-μV/°C V _{OS} drift, 8-nV/ $\sqrt{\text{Hz}}$ noise, low-power, precision instrumentation amplifier	G = 1 + 50 kΩ / RG	1, 8
INA821	35-μV offset, 0.4-μV/°C V_{OS} drift, 7-nV/ \sqrt{Hz} noise, high-bandwidth, precision instrumentation amplifier	G = 1 + 49.4 kΩ / RG	2, 3
INA828	50-µV offset, 0.5-µV/°C V_{OS} drift, 7-nV/ \sqrt{Hz} noise, low-power, precision instrumentation amplifier	G = 1 + 50 kΩ / RG	1, 8
INA333	25-μV V _{OS} , 0.1-μV/°C V _{OS} drift, 1.8-V to 5-V, RRO, 50-μA I _Q , chopper-stabilized INA	G = 1 + 100 kΩ / RG	1, 8
INA848	Ultra-low-noise (1.5-nV/ $\sqrt{\text{Hz}}$), high-bandwidth instrumentation amplifier with fixed gain of 2000	G = 2000 V/V	N/A
PGA280	Zero-drift, high-voltage programmable gain instrumentation amplifier with signal integrity test capability (overload detection, input switch matrix, wire break test, SPI with checksum, GPIO ports)	Digitally programmable	N/A
PGA112	Precision programmable gain op amp with SPI	Digitally programmable	N/A

6 Pin Configuration and Functions




Figure 6-1. D Package (8-Pin SOIC) and DGK Package (8-Pin VSSOP), Top View

Table 6-1. Pin Functions

Р	IN	I/O	DESCRIPTION	
NAME	NO.	1/0	DESCRIPTION	
-IN	1	I	Negative (inverting) input	
+IN	4	I	Positive (noninverting) input	
OUT	7	0	Output	
RG	2, 3	_	Gain setting pin. Place a gain resistor between pin 2 and pin 3.	
REF	6	I	Reference input. This pin must be driven by a low impedance source.	
-VS	5	_	Negative supply	
+VS	8	_	Positive supply	



7 Specifications

7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1)

			MIN	MAX	UNIT
Vs	Supply voltage	Single supply, V _S = (+V _S)		40	V
VS	Supply voltage	Dual supply, $V_S = (+V_S) - (-V_S)$		±20	V
V	Signal input pins	Voltage	(-V _S) - 0.5	(+V _S) + 0.5	V
VI	Signal input pins	Current	-10	+10	mA
		Gain ≤ 4	-V _S	+V _S	
	Signal differential input voltage	4 < Gain < 50	(–V _S) / Gain	(+V _S) / Gain	V
		Gain > 50	-1 V	+1 V	
V _{REF}	Reference input voltage		(-V _S) - 0.5	(+V _S) + 0.5	V
Vo	Signal output voltage		(-V _S) - 0.5	(+V _S) + 0.5	V
Is	Output short-circuit ⁽²⁾		Continuo	ıs	
T _A	Operating temperature ⁽³⁾		-40	125	°C
TJ	Junction temperature ⁽³⁾		-40	175	°C
T _{stg}	Storage temperature		-65	150	°C

- (1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) Short-circuit to V_S / 2.
- (3) As a result of the quiescent current, the supply voltage and load-dependent self-heating of the device must be considered.

7.2 ESD Ratings

			VALUE	UNIT
V	Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±2000	\/
V _(ESD)	Liectiostatic discriarge	Charged-device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾	±750	v

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

7.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
V	Vo. Supply voltage	Single supply, V _S = (+V _S)	8	36	\/
V _S Supply voltage	Supply voltage	Dual supply, $V_S = (+V_S) - (-V_S)$	±4	±18	V
T _A	Specified temperature		-40	125	°C

Product Folder Links: INA849



7.4 Thermal Information

		INA849	INA849	
	Junction-to-ambient thermal resistance Junction-to-case (top) thermal resistance Junction-to-board thermal resistance Junction-to-top characterization parameter	D (SOIC)	DGK (VSSOP)	UNIT
		8 PINS	8 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	119.6	168.7	°C/W
R _{θJC(top)}	Junction-to-case (top) thermal resistance	66.3	61.4	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	61.9	90.0	°C/W
ΨЈТ	Junction-to-top characterization parameter	20.5	8.4	°C/W
ΨЈВ	Junction-to-board characterization parameter	61.4	88.4	°C/W
R _{θJC(bot)}	Junction-to-case (bottom) thermal resistance	N/A	N/A	°C/W

⁽¹⁾ For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

7.5 Electrical Characteristics

at $T_A = 25^{\circ}$ C, $V_S = \pm 15$ V, $R_L = 10$ k Ω , connected to ground, $V_{RFF} = 0$ V, $V_{CM} = 0$ V, and G = 1 (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
INPUT						
.,	(1) (3)			10	35	.,
V _{OSI}	Input stage offset voltage ^{(1) (3)}	$T_A = -40^{\circ}C \text{ to } +125^{\circ}C^{(2)}$,	75	μV
	Input stage offset voltage drift	$T_A = -40^{\circ}\text{C to } +125^{\circ}\text{C}$		0.1	0.4	μV/°C
.,				50	500	.,
V _{oso}	Output stage offset voltage ^{(1) (3)}	$T_A = -40^{\circ}C \text{ to } +125^{\circ}C^{(2)}$,	2000	μV
	Output stage offset voltage drift	$T_A = -40^{\circ}\text{C to } +125^{\circ}\text{C}^{(2)}$,	15	μV/°C
		G = 1, RTI	106	120		
PSRR		G = 10, RTI	114	120		ID.
PSKK	Power-supply rejection ratio	G = 100, RTI	121	126		- dB
		G = 1000, RTI	123	128		
Z _{in}	Input impedance			1 7		GΩ pF
	RFI filter, –3-dB frequency			220		MHz
.,	2 (1)		(-V _S) + 2.5	,	(+V _S) – 2.5	V
V _{CM}	Operating input range ⁽⁴⁾	V _S = ±4 V to ±18 V	See Figure 8-2 and Figure 8-3		8-3	V
	Common-mode rejection ratio	At dc to 60 Hz, RTI, V _{CM} = (V-) + 2.5 V to (V+) - 2.5 V, G = 1	92	110		
OMPR		At dc to 60 Hz, RTI, V _{CM} = (V-) + 2.5 V to (V+) - 2.5 V, G = 10	112	125		-ID
CMRR		At dc to 60 Hz, RTI, V _{CM} = (V-) + 2.5 V to (V+) - 2.5 V, G = 100	120	127		dB
		At dc to 60 Hz, RTI, $V_{CM} = (V-) + 2.5 \text{ V}$ to $(V+) - 2.5 \text{ V}$, G = 1000	120	127		
BIAS CURI	RENT				,	
ı	Input bias current	V _{CM} = V _S / 2			20	nA
I _B	Input bias current drift	$T_A = -40^{\circ}\text{C to } +125^{\circ}\text{C}$		10	80	pA/°C
	Input offset current	V _{CM} = V _S / 2			6	nA
os	Input offset current drift	$T_{\Delta} = -40^{\circ}\text{C to } +125^{\circ}\text{C}$		5		pA/°C



7.5 Electrical Characteristics (continued)

at $T_A = 25^{\circ}$ C, $V_S = \pm 15$ V, $R_I = 10$ k Ω , connected to ground, $V_{RFF} = 0$ V, $V_{CM} = 0$ V, and G = 1 (unless otherwise noted)

	PARAMETER	nnected to ground, V _{REF} = 0 V, V	MIN TYP	MAX	UNIT
NOISE VO	DLTAGE				
0	Input stage voltage noise ⁽⁸⁾	$f = 1 \text{ kHz}, G = 1000,$ $R_S = 0 Ω$	1		nV/√ Hz
e _{NI}	input stage voltage noise	f_B = 0.1 Hz to 10 Hz, G = 1000, R_S = 0 Ω	0.06		μV_{PP}
		$f = 1 \text{ kHz}, R_S = 0 \Omega$	45		nV/√ Hz
e _{NO}	Output stage voltage noise ⁽⁸⁾	f_B = 0.1 Hz to 10 Hz, R_S = 0 Ω	5		μV _{PP}
	Current noise	f = 1 kHz ⁽⁹⁾	1.1		pA/√ Hz
N	Current noise	f _B = 0.1 Hz to 10 Hz	100		pA _{PP}
GAIN					
3	Gain equation		1 + (6 kΩ / R _G)		V/V
	Gain		1	10000	V/V
		G = 1, V _O = ±10 V	±0.005	±0.025	
GE	Gain error ⁽⁷⁾	G = 10, V _O = ±10 V	±0.025	±0.1	%
JE	Gain error	G = 100, V _O = ±10 V	±0.025	±0.1	70
		G = 1000, V _O = ±10 V	±0.05		
	C-i	G = 1, T _A = -40°C to +125°C		±5	
	Gain error drift ⁽⁵⁾	G > 1, T _A = -40°C to +125°C		±35	ppm/°C
	Color and the control	G = 1, V _O = -10 V to +10 V	3		
	Gain nonlinearity	$G = 10^{(6)}$, $V_O = -10 \text{ V to } +10 \text{ V}$	10		ppm
ΓHD	Total harmonic distortion	f = 1 kHz, V _O = 10 V _{PP}	127		dBc
HD2	Second-order harmonic distortion	f = 1 kHz, V _O = 10 V _{PP}	127		dBc
HD3	Third-order harmonic distortion	f = 1 kHz, V _O = 10 V _{PP}	157		dBc
ΓHD	Total harmonic distortion	f = 10 kHz, V _O = 10 V _{PP}	119		dBc
HD2	Second-order harmonic distortion	f = 10 kHz, V _O = 10 V _{PP}	130		dBc
HD3	Third-order harmonic distortion	f = 10 kHz, V _O = 10 V _{PP}	120		dBc
DUTPUT				l	
	Voltage swing	R _L = 10 kΩ	(V-) + 0.15	(V+) - 0.15	V
	Load capacitance stability		200		pF
Z _O	Closed-loop output impedance	f = 1 MHz	1.5		Ω
sc	Short-circuit current	Continuous to V _S / 2	±34		mA
REQUEN	NCY RESPONSE		1		
		G = 1	28		
	D 1 1 111 0 1D	G = 10	13		
3W	Bandwidth, –3 dB	G = 100	8		MHz
		G = 1000	1.25		
SR	Slew rate	G = 1, V _{STEP} = 10 V	35		V/µs
		0.01%, G = 1 to 100, V _{STEP} = 10 V	0.4		
·_	Softling time	0.01%, G = 1000, V _{STEP} = 10 V	0.4		
ts	Settling time	0.001%, G = 1 to 100, V _{STEP} = 10 V	0.6		μs
		0.001%, G = 1000, V _{STEP} = 10 V	1.5		

Submit Document Feedback

Copyright © 2021 Texas Instruments Incorporated

7.5 Electrical Characteristics (continued)

at $T_A = 25$ °C, $V_S = \pm 15$ V, $R_L = 10$ k Ω , connected to ground, $V_{REF} = 0$ V, $V_{CM} = 0$ V, and G = 1 (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
REFER	ENCE INPUT				<u> </u>	
R _{IN}	Input impedance			10		kΩ
	Input current			80		μA
	Reference input voltage		(V-)		(V+)	V
	Gain to output			1		V/V
	Reference gain error	V _O = ±10 V, inside the voltage swing range		0.01	0.05	%
POWER	SUPPLY				-	
	Quiescent current (7)	V _{IN} = 0 V		6.2	6.6	ma A
IQ	Quiescent current	$T_A = -40^{\circ}\text{C to } +125^{\circ}\text{C}$			8.9	mA

- (1) Total offset, referred-to-input (RTI): V_{OS} = (V_{OSI}) + (V_{OSO} / G).
- (2) Specified by characterization. Not tested in production.
- (3) Offset drifts are uncorrelated. Input-referred offset drift is calculated using: $\Delta V_{OS(RTI)} = \sqrt{[\Delta V_{OSI}]^2 + (\Delta V_{OSO}/G)^2}$.
- (4) Input voltage range of the input stage. The input range depends on the common-mode voltage, differential voltage, gain, and reference voltage; see Figure 7-12.
- (5) The values specified for G > 1 do not include the effects of the external gain resistor, R_G.
- (6) Thermal effects can degrade input stage nonlinearity and thus can scale with gain; See Figure 9-5.
- (7) This parameter is tested in a high speed automatic test environment and does not measure the thermal effects with a longer a time constant. The thermal effect depends on supply voltage, layout, heat sinking and air flow conditions.
- (8) Total RTI voltage noise is equal to: $e_{N(RTI)} = \sqrt{[e_{NI}^2 + (e_{NO}/G)^2]}$.
- (9) Input current noise density specified for unbalanced input impedance. Bias current cancellation improves noise performance for balanced systems; See Figure 7-25.


Copyright © 2021 Texas Instruments Incorporated


Submit Document Feedback



7.6 Typical Characteristics

at T_A = 25°C, V_S = ±15 V, V_{CM} at mid-supply, VR_L = 10 k Ω , connected to ground, V_{REF} = 0 V, and G = 1 (unless otherwise noted)







N = 30, mean = 0.10 μ V/°C, std dev = 0.08 μ V/°C

Figure 7-2. Typical Distribution of Input Offset Voltage Drift

Figure 7-1. Typical Distribution of Input Offset Voltage



N = 1695, mean = -43.83 μV, std dev = 111.74 μV



N = 120, mean = -4.14 μ V/°C, std dev = 2.00 μ V/°C







Figure 7-5. Typical Distribution of Input Bias Current







Figure 7-6. Typical Distribution of Input Bias Current at 85°C


Submit Document Feedback

at T_A = 25°C, V_S = ±15 V, V_{CM} at mid-supply, VR_L = 10 k Ω , connected to ground, V_{REF} = 0 V, and G = 1 (unless otherwise noted)



N = 120, mean = -0.11 nA, std dev = 1.01 nA

Figure 7-7. Typical Distribution of Input Offset Current



N = 120, mean = -0.375 μ V/V, std dev = 0.043 μ V/V

Figure 7-9. Typical CMRR Distribution G = 100





Figure 7-11. Output Stage Offset Voltage vs Temperature



N = 120, mean = 3.08 μ V/V, std dev = 5.57 μ V/V






Figure 7-10. Input Stage Offset Voltage vs Temperature





Figure 7-12. Boundary Plot - Input Common-Mode Voltage vs Output Voltage




at T_A = 25°C, V_S = ±15 V, V_{CM} at mid-supply, VR_L = 10 k Ω , connected to ground, V_{REF} = 0 V, and G = 1 (unless otherwise noted)



200 -45°C -20°C 100 Output-referred Offset Voltage (µV) 25°C 85°C -100 135°C -200 -300 -400 -500 -600 -700 12.5 13.5 Input Common-Mode (V)

Figure 7-13. Output-referred Offset Voltage vs Negative Input Common-Mode Voltage

Figure 7-14. Output-referred Offset Voltage vs Positive Input Common-Mode Voltage







Figure 7-15. Positive Input Bias Current vs Input Common-Mode Voltage

Figure 7-16. Negative Input Bias Current vs Input Common-Mode Voltage







Figure 7-17. Input Offset Current vs Input Common-Mode Voltage

Figure 7-18. Input Bias Current vs Temperature

Submit Document Feedback


Copyright © 2021 Texas Instruments Incorporated

at T_A = 25°C, V_S = ±15 V, V_{CM} at mid-supply, VR_L = 10 k Ω , connected to ground, V_{REF} = 0 V, and G = 1 (unless otherwise noted)





at T_A = 25°C, V_S = ±15 V, V_{CM} at mid-supply, VR_L = 10 k Ω , connected to ground, V_{REF} = 0 V, and G = 1 (unless otherwise noted)







Figure 7-25. Current Noise Spectral Density vs Frequency (RTI)

Figure 7-26. 0.1-Hz to 10-Hz RTI Voltage Noise






Figure 7-27. 0.1-Hz to 10-Hz RTI Voltage Noise

Figure 7-28. 0.1-Hz to 10-Hz RTI Current Noise




Figure 7-29. Gain Nonlinearity vs Output Voltage





Figure 7-30. Gain Nonlinearity vs Output Voltage

at T_A = 25°C, V_S = ±15 V, V_{CM} at mid-supply, VR_L = 10 k Ω , connected to ground, V_{REF} = 0 V, and G = 1 (unless otherwise noted)







Figure 7-32. Closed-Loop Output Impedance vs Frequency







Figure 7-33. Large-Signal Frequency Response

Figure 7-34. Overshoot vs Capacitive Loads







Figure 7-35. Small-Signal Step Response at G = 1

Figure 7-36. Small-Signal Step Response at G = 10




at $T_A = 25$ °C, $V_S = \pm 15$ V, V_{CM} at mid-supply, $VR_L = 10$ k Ω , connected to ground, $V_{REF} = 0$ V, and G = 1 (unless otherwise noted)



60 40 Output Amplitude (mV) 20 -20 -40 -60 -30 -20 30 40 -40 Time (µs) G = 1000, C_L = 100 pF

Figure 7-38. Small-Signal Step Response at G = 1000







Figure 7-40. Settling Time for G = 100







Figure 7-42. Total Harmonic Distortion vs Frequency

at T_A = 25°C, V_S = ±15 V, V_{CM} at mid-supply, VR_L = 10 k Ω , connected to ground, V_{REF} = 0 V, and G = 1 (unless otherwise noted)






8 Detailed Description

8.1 Overview

The INA849 is a monolithic, precision, instrumentation amplifier that incorporates a current-feedback input stage and a four-resistor difference amplifier output stage. The functional block diagram in the next section shows how the differential input voltage is buffered by Q_1 and Q_2 , and is forced across R_G , which causes a signal current to flow through R_G , R_1 , and R_2 . The output difference amplifier, A_3 , removes the common-mode component of the input signal and refers the output signal to the REF pin. The V_{BE} and voltage drop across R_1 and R_2 produce output voltages on A_1 and A_2 that are approximately 0.8 V lower than the input voltages.

8.2 Functional Block Diagram



Submit Document Feedback

Copyright © 2021 Texas Instruments Incorporated

8.3 Feature Description

8.3.1 Adjustable Gain Setting

Figure 8-1 shows that the gain of the INA849 is set by a single external resistor (R_G) connected between the RG pins (pins 2 and 3).




Figure 8-1. Simplified Diagram of the INA849 with Output Equation

The value of R_G is selected according to the following equation:

$$G = 1 + \frac{6 \text{ k}\Omega}{R_G} \tag{1}$$

Table 8-1 lists several commonly used gains and resistor values. The $6-k\Omega$ term in Equation 1 is a result of the sum of the two internal $3-k\Omega$ feedback resistors. These on-chip resistors are laser-trimmed to accurate, absolute values. The accuracy and temperature coefficients of these resistors are included in the gain accuracy and drift specifications of the INA849.

Table 8-1. Commonly Used Gains and Resistor Values

DESIRED GAIN (V/V)	STANDARD 1% R _G (Ω)	CALCULATED GAIN (V/V)	CALCULATED GAIN ERROR (%)		
1	Not connected	N/A	N/A		
2	6.04 k	1.9933	0.33		
5	1.50 k	5	0		
10	665	10.022	-0.23		
20	316	19.987	0.06		
50	121	50.586	-1.17		
100	60.4	100.337	-0.34		
200	30.1	200.335	-0.17		
500	12.1	496.867	0.63		
1000	6.04	994.377	0.56		

The 5-k Ω feedback resistors in the output stage are ratiometrically matched to achieve unity-gain stability. These resistors may shift up to 15% depending on production.

As shown in Figure 8-1 and explained in more detail in Figure 11-1, make sure to connect low-ESR, 0.1-µF, ceramic bypass capacitors between each supply pin and ground, placed as close to the device as possible.

8.3.2 Gain Drift

The stability and temperature drift of external gain setting resistor R_G also affects gain. The contribution of R_G to gain accuracy and drift is determined from Equation 1.

The best gain drift of 5 ppm/ $^{\circ}$ C (maximum) is achieved when the INA849 uses G = 1 without R_G connected. In this case, gain drift is limited by the mismatch of the temperature coefficient of the integrated 5-k Ω resistors in differential amplifier A_3 . At gains greater than 1, gain drift increases as a result of the individual drift of the 3-k Ω resistors in the feedback of A₁ and A₂, relative to the drift of external gain resistor R_G.


The low temperature coefficient of the internal feedback resistors improves the overall temperature stability of applications using gains greater than 1 V/V over alternate solutions.

The low resistor values required for high gain make wiring resistance an important consideration. Sockets add to the wiring resistance and contribute additional gain error (such as a possible unstable gain error) at gains of approximately 100 or greater.

To maintain stability, avoid parasitic capacitance of more than a few picofarads at the R_G connections. Careful matching of any parasitics on the R_G pins maintains optimal CMRR over frequency.

8.3.3 Wide Input Common-Mode Range

The linear input voltage range of the INA849 input circuitry extends within 2.5 V (maximum) of both power supplies, and maintains excellent common-mode rejection throughout this range. The common-mode range for the most common operating conditions are shown in Figure 8-2 and Figure 8-3. The common-mode range for other operating conditions is best calculated using the Common-Mode Input Range Calculator for Instrumentation Amplifiers.






Figure 8-2. Input Common-Mode Voltage vs Output | Figure 8-3. Input Common-Mode Voltage vs Output Voltage

8.4 Device Functional Modes

The INA849 has a single functional mode and is operational when the power-supply voltage is greater than 8 V (±4 V). The maximum power-supply voltage for the INA849 is 36 V (±18 V).

9 Application and Implementation

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

9.1 Application Information

9.1.1 Reference Pin

The output voltage of the INA849 is developed with respect to the voltage on reference pin REF.

Use the REF pin to offset the output signal to a precise midsupply level. Typically, this offset is 2.5 V in a 5-V supply environment. To accomplish this level shift, a voltage source must be connected to the REF pin to level-shift the output so that the INA849 drives a single-supply analog-to-digital converter (ADC).

For dual-supply operation, the reference pin is typically connected to the low-impedance system ground.

The voltage source applied to the reference pin must have a low output impedance. As shown in Figure 9-1, any resistance at the reference pin (shown as R_{REF}) is in series with an internal 5-k Ω resistor that creates an imbalance in the four resistors of the internal difference amplifier.




Figure 9-1. Parasitic Resistance Shown at the Reference Pin

This imbalance results in a degraded common-mode rejection ratio (CMRR). Figure 9-2 shows how the common-mode rejection ratio degrades depending on the source resistance on the reference pin. For best performance, keep the dc CMRR greater than 100 dB by keeping the source impedance to the REF pin (represented as R1) to less than $0.1~\Omega$.




Figure 9-2. Effect of Parasitic Resistance at the Reference Pin

Voltage-reference devices are an excellent option for providing a low-impedance voltage source for the reference pin. However, if a resistor voltage divider generates a reference voltage, the divider must be buffered by an op amp (as Figure 9-3 shows) to avoid CMRR degradation.





Figure 9-3. Using an Op Amp to Buffer Reference Voltages

9.1.2 Input Bias Current Return Path

The input impedance of the INA849 is extremely high (approximately 100 G Ω). However, a path must be provided for the input bias current of both inputs. This input bias current is typically 6 nA. High input impedance means that this input bias current changes little with varying input voltage.

Input circuitry must provide a path for this input bias current for proper operation. Figure 9-4 shows various provisions for an input bias current path. Without a bias current path, the inputs float to a potential that exceeds the common-mode range of the INA849, and the input amplifiers saturate. If the differential source resistance is low, the bias current return path connects to one input (as shown in the thermocouple example). With a higher source impedance, using two equal resistors provides a balanced input with possible advantages of a lower input offset voltage as a result of bias current, and better high-frequency common-mode rejection.



NOTE: Center tap in the transformer provides bias current return.

Figure 9-4. Providing an Input Common-Mode Current Path

9.1.3 Thermal Effects due to Power Dissipation

The INA849 dissipates approximately 200 mW of power under quiescent conditions at a ±15-V supply voltage. The internal resistor network and output load drive causes an additional power dissipation that depends on the input signal. The small silicon area of the INA849 causes the internal circuitry to experience temperature gradients that might adversely affect the electrical performance.

Precision parameters, such as offset voltage, linearity, common-mode rejection ratio, and total harmonic distortion, can be impacted as a result of these thermal effects in the silicon. The thermal gradient particularly affects the performance of low-frequency input signals with higher gains (> 10) and large output voltage variation. As shown in the measurement Figure 9-5, the thermal effect can be minimized by lowering the supply voltage, if the application permits.




Figure 9-5. Linearity vs Supply Voltage for G = 1000

9.2 Typical Application

9.2.1 Sensor Conditioning Circuit

Figure 9-6 shows a typical application for the INA849.




Figure 9-6. Sensor Conditioning Circuit

9.2.1.1 Design Requirements

For the typical application, the design requirements are:

- Power-supply voltage of V_S = ± 15 V
- · AC-coupled input signal
 - Capacitor tolerance of 5%
- Reference voltage buffered to V_{REF} = 2.5 V
- Output range within 0 V to 5 V
- First-order filter stage with –3-dB frequency of 27 kHz

9.2.1.2 Detailed Design Procedure

If the instrumentation amplifier is used to drive ac-coupled input signals, an input bias current path must be provided as described in Section 9.1.2, represented with resistors R_1 and R_2 in Figure 9-6. For the selection of the resistor value, a trade-off must be made between input current noise that increases at lower values and input voltage noise that increases at higher values.

Section 9.1.1 states that the reference pin must be connected to a low-impedance reference, as shown in the application circuit example of the Sensor Conditioning Circuit. The reference pin must be connected to a 2.5-V reference voltage established through a high-resistive divider. The OPA192 helps to buffer the reference voltage. The effective output impedance of the OPA192 is derived as follows. The dc open-loop impedance of the OPA192 amplifier is approximately 3 k Ω . In a buffer configuration (A_V = 1), the output impedance of an amplifier degrades by the open-loop voltage gain. The OPA192 specifies a typical A_{OL} of 126 dB, thereby resulting in an output impedance of R_{OUT} = 1.5 m Ω .

9.2.2 Phantom Power in Microphone Preamplifier Circuit




Figure 9-7. Phantom Power in Microphone Preamplifier Circuit

Figure 9-7 shows a typical application circuit for a microphone input amplifier used to generate phantom power. Phantom power is a technique that provides power and the audio signal using the same signal path.

R1 and R2 connected to the 48-V supply define the current path in the case when the microphone must be powered. Therefore, C3 and C4 are used as blocking capacitors to protect the INA849. When the input connections are shorted In a fault scenario, a large surge current discharges the dc blocking capacitor through the Shottky diodes. For 48-V phantom power, the surge current exceeds 4 A for a short duration of time. Make sure to use Shottky diodes that are specified for at least a 10-A surge current. Additional series resistance with the dc blocking capacitor limits the surge current, but must be traded off because these add noise to the circuit.

One of the key criteria for high-performance microphones is to enable an optimum source impedance throughout the audible frequency range. The exceptional ultra-low noise performance of the INA849 permits direct input without the need for a transformer.

R4 and R5 in parallel with R1 and R2 provide the bias current path for the INA849. The input bias current (maximum of 20 nA) provides a dc differential input voltage that reflects as an voltage error on the output. Use the lowest possible value resistors to make sure that the thermal noise of these resistors does not dominate.

The mismatch of the input ac-coupling capacitors (C3 and C4) can reduce the common-mode rejection ratio significantly at low frequencies. An additional resistor (R6) connected to both of the bias resistors (R4 and R5) can mitigate this effect.

Use the TINA TI™ simulation software for a detailed analysis.



10 Power Supply Recommendations

The nominal performance of the INA849 is specified with a supply voltage of ±15 V and midsupply reference voltage. The device also operates using power supplies from ±4 V (8 V) to ±18 V (36 V) and non-midsupply reference voltages with excellent performance. Section 7.6 shows the parameters that can vary significantly with operating voltage and reference voltage.

11 Layout

11.1 Layout Guidelines

Use good PCB layout practices for best operational performance of the device, including:


- To avoid converting common-mode signals into differential signals and thermal electromotive forces (EMFs), make sure that both input paths are symmetrical and well-matched for source impedance and capacitance.
- Place the external gain resistor close to the RG pins to keep the loop inductance as low as possible and to avoid a potential parasitic coupling path, but also so that capacitance mismatch between the RG pins is minimized.
- Noise can propagate into analog circuitry through the power pins of the circuit as a whole and of the device.
 Bypass capacitors reduce the coupled noise by providing low-impedance power sources local to the analog circuitry.
 - Connect low-ESR, 0.1-μF, ceramic bypass capacitors between each supply pin and ground, placed as close as possible to the device.
 - A single bypass capacitor from V+ to ground is applicable for single-supply applications.
- To reduce parasitic coupling, run the input traces as far away as possible from the supply or output traces.
 If these traces cannot be kept separate, crossing the sensitive trace perpendicular is much better than in parallel with the noisy trace.
- · Keep traces as short as possible.
- · Minimize the number of thermal junctions. Ideally, the signal path is routed within a single layer without vias.
- Keep sufficient distance from major thermal energy sources (circuits with high power dissipation). If not possible, place the device such that it matches the thermal energy source on the differential signal path.

Copyright © 2021 Texas Instruments Incorporated

Submit Document Feedback



11.2 Layout Example






Figure 11-1. Example Schematic and Associated PCB Layout

12 Device and Documentation Support

12.1 Documentation Support

12.1.1 Related Documentation

For related documentation see the following:

Texas Instruments, Comprehensive Error Calculation for Instrumentation Amplifiers application note

12.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

12.3 Support Resources

TI E2E™ support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

12.4 Trademarks

TINA TI™ and TI E2E™ are trademarks of Texas Instruments.

All trademarks are the property of their respective owners.

12.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

12.6 Glossary

TI Glossary

This glossary lists and explains terms, acronyms, and definitions.

13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Copyright © 2021 Texas Instruments Incorporated

www.ti.com 9-Nov-2025

PACKAGING INFORMATION

Orderable part number	Status	Material type	Package Pins	Package qty Carrier	RoHS	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking
	(1)	(2)			(3)	(4)	(5)		(6)
INA849DGKR	Active	Production	VSSOP (DGK) 8	2500 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	2ENJ
INA849DGKR.B	Active	Production	VSSOP (DGK) 8	2500 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	2ENJ
INA849DGKT	Active	Production	VSSOP (DGK) 8	250 SMALL T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	2ENJ
INA849DGKT.B	Active	Production	VSSOP (DGK) 8	250 SMALL T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	2ENJ
INA849DGKTG4	Active	Production	VSSOP (DGK) 8	250 SMALL T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	2ENJ
INA849DGKTG4.B	Active	Production	VSSOP (DGK) 8	250 SMALL T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	2ENJ
INA849DR	Active	Production	SOIC (D) 8	2500 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	INA849
INA849DR.B	Active	Production	SOIC (D) 8	2500 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	INA849
INA849DRG4	Active	Production	SOIC (D) 8	2500 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	INA849
INA849DRG4.B	Active	Production	SOIC (D) 8	2500 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	INA849

⁽¹⁾ Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative

⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.



PACKAGE OPTION ADDENDUM

www.ti.com 9-Nov-2025

and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 25-Jul-2025

TAPE AND REEL INFORMATION



TAPE DIMENSIONS KO P1 BO W Cavity A0

A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers


QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
INA849DGKR	VSSOP	DGK	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
INA849DGKTG4	VSSOP	DGK	8	250	180.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
INA849DR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
INA849DRG4	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1

www.ti.com 25-Jul-2025



*All dimensions are nominal

7 till dillitoriolorio di o riorininal							
Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
INA849DGKR	VSSOP	DGK	8	2500	353.0	353.0	32.0
INA849DGKTG4	VSSOP	DGK	8	250	213.0	191.0	35.0
INA849DR	SOIC	D	8	2500	353.0	353.0	32.0
INA849DRG4	SOIC	D	8	2500	353.0	353.0	32.0



SMALL OUTLINE PACKAGE



NOTES:

PowerPAD is a trademark of Texas Instruments.

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-187.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
- 8. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.
- 9. Size of metal pad may vary due to creepage requirement.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 11. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 12. Board assembly site may have different recommendations for stencil design.





SMALL OUTLINE INTEGRATED CIRCUIT



NOTES:

- 1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
- 4. This dimension does not include interlead flash.
- 5. Reference JEDEC registration MS-012, variation AA.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you fully indemnify TI and its representatives against any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale, TI's General Quality Guidelines, or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products. Unless TI explicitly designates a product as custom or customer-specified, TI products are standard, catalog, general purpose devices.

TI objects to and rejects any additional or different terms you may propose.

Copyright © 2025, Texas Instruments Incorporated

Last updated 10/2025