

ISO604x Low Power with High Bandwidth, Reinforced, Quad-Channel Digital Isolators

1 Features

- Functional Safety-Capable (Planned)
 - Documentation available to aid IEC 61508 system design
- Supports High Bandwidth and Clock Sensitive Applications
 - Up to 200Mbps data rate
 - Low Propagation Delay: 9ns maximum at 5V, 10ns maximum at 3.3V
 - SPI up to: 27.75MHz at 5V, 25MHz at 3.3V
 - Low Pulse Width Distortion: 1.2ns maximum at 5V, 1.2ns maximum at 3.3V
 - Low Jitter: 5ps (RMS) maximum at 3.3V supports low impact to ADC and DAC SNR for the sample clock signal
 - Low Channel to Channel Skew: 1.2ns maximum at 5V, 1.2ns maximum at 3.3V
 - Low Part to Part Skew: 3.5ns maximum at 5V,
 3.8ns maximum at 3.3V
- Supports High Channel Density Applications:
 - Low Power: 0.635mA maximum per channel at 1Mbps and 3.3V
- Robust SiO₂ isolation barrier:
 - High lifetime at 1061V_{RMS} working voltage
 - Wide temperature range: –40°C to 125°C
 - Up to 5000V_{RMS} isolation rating
 - Up to 10.4kV surge capability
 - ±50kV/µs minimum CMTI
- Supply range: 1.71V to 5.5V
- · Overvoltage tolerant inputs
- Default output high (ISO604xH) and low (ISO604xL) options
- Robust electromagnetic compatibility (EMC)
 - System-level ESD, EFT, and surge immunity
 - Low emissions
- Safety-Related Certifications (Planned):
 - DIN EN IEC 60747-17 (VDE 0884-17)
 - UL 1577 component recognition program
 - IEC 62368-1, IEC 61010-1, IEC 60601-1 and GB 4943.1 certifications

2 Applications

- · Test and Measurement
- Data Acquisition
- Factory Automation
- · Medical and Healthcare

3 Description

The ISO604x devices are high performance digital isolators designed for applications requiring up to $5000V_{RMS}$ isolation rating per UL 1577. The devices are also certified by VDE, TUV, CSA, and CQC. See Section 6.7 for details.


The ISO604x devices provide high data rates at very low supply current with low propagation delay, low jitter and low channel to channel and part to part skew while isolating CMOS or LVCMOS digital I/Os. These devices come with enable pins that can be used to put the respective outputs in high impedance.

Devices in the family have channel configurations for specific numbers of forward and reverse directions across the isolation barrier, default output levels, and packaging. See the Device Comparison section for details on the device configurations. Four channel device configurations accommodate any four channel design, including SPI, RS-485, and digital I/O applications. Multiple four channel devices or combinations with two and six channel devices can be used to transmit any number of parallel I/O, SPI chip selects, status or fault signals required by the application.

Package Information

PART NUMBER ⁽¹⁾	PACKAGE	PACKAGE SIZE ⁽²⁾
ISO6041H , ISO6041L	Wide-SOIC (DW-16)	10.3mm × 10.3mm

- (1) For more information, see Section 12.
- (2) The package size (length × width) is a nominal value and includes pins, where applicable.



V_{CCI}=Input supply, V_{CCO}=Output supply GNDI=Input ground, GNDO=Output ground

Simplified Schematic



Table of Contents

1 Features	1
2 Applications	1
3 Description	1
4 Device Comparison	3
5 Pin Configuration and Functions	4
6 Specifications	<mark>5</mark>
6.1 Absolute Maximum Ratings	<mark>5</mark>
6.2 ESD Ratings	<u>5</u>
6.3 Recommended Operating Conditions	6
6.4 Thermal Information	6
6.5 Power Ratings	<mark>7</mark>
6.6 Insulation Specifications	8
6.7 Safety-Related Certifications	
6.8 Safety Limiting Values	
6.9 Electrical Characteristics-5V Supply	11
6.10 Supply Current Characteristics-5V Supply	12
6.11 Electrical Characteristics-3.3V Supply	13
6.12 Supply Current Characteristics-3.3V Supply	
6.13 Electrical Characteristics-2.5V Supply	15
6.14 Supply Current Characteristics-2.5V Supply	16
6.15 Electrical Characteristics-1.8V Supply	17
6.16 Supply Current Characteristics-1.8V Supply	18
6.17 Switching Characteristics-5V Supply	
6.18 Switching Characteristics-3.3V Supply	
6.19 Switching Characteristics-2.5V Supply	21
6.20 Switching Characteristics 1.8V Supply	22

7	Parameter Measurement Information	. 23
8	Detailed Description	.25
	8.1 Overview	25
	8.2 Functional Block Diagram	25
	8.3 Feature Description	.26
	8.4 Device Functional Modes	.26
	8.5 Device I/O Schematics	.27
	8.6 Overvoltage Tolerant Input	.27
9	Application and Implementation	28
	9.1 Application Information	
	9.2 Typical Application	28
	9.3 Power Supply Recommendations	.31
	9.4 Layout	31
1(Device and Documentation Support	.33
	10.1 Documentation Support	33
	10.2 Receiving Notification of Documentation Updates	.33
	10.3 Support Resources	33
	10.4 Device Nomenclature	.33
	10.5 Trademarks	. 34
	10.6 Electrostatic Discharge Caution	.34
	10.7 Glossary	.34
1	1 Revision History	34
12	2 Mechanical, Packaging, and Orderable	
	Information	34
	12.1 Tape and Reel Information	.38



4 Device Comparison

Table 4-1. Device Comparison Table

DEVICE NAME	TOTAL CHANNELS	REVERSE CHANNELS	DEFAULT OUTPUT	PACKAGE	CREEPAGE & CLEARANCE	VDE RATING	UL V _{ISO}
ISO6040HDWR	4	0	HIGH	Wide-SOIC	>8.15mm	Reinforced	5000V _{RMS}
ISO6040LDWR			LOW	(DW-16)			
ISO6041HDWR		1	HIGH				
ISO6041LDWR			LOW				
ISO6042HDWR		2	HIGH				
ISO6042LDWR			LOW				




Figure 4-1. Device Nomenclature



5 Pin Configuration and Functions




Figure 5-1. ISO6041H and ISO6041L Top View

Table 5-1. Pin Functions

PIN			
NAME	ISO6041H , ISO6041L	Type ⁽¹⁾	DESCRIPTION
EN1	7	I	Output enable 1. Output pins on side 1 are enabled when EN1 is high or open and in high-impedance state when EN1 is low.
EN2	10	I	Output enable 2. Output pins on side 2 are enabled when EN2 is high or open and in high-impedance state when EN2 is low.
GND1	2,8	_	Ground connection for V _{CC1} , connect both pins to Ground 1 through a low impedance ground plane or connection.
GND2	9,15	_	Ground connection for V _{CC2} , connect both pins to Ground 2 through a low impedance ground plane or connection.
INA	3	I	Input, channel A
INB	4	I	Input, channel B
INC	5	ı	Input, channel C
IND	11	I	Input, channel D
OUTA	14	0	Output, channel A
OUTB	13	0	Output, channel B
OUTC	12	0	Output, channel C
OUTD	6	0	Output, channel D
V _{CC1}	1	_	Power supply, side 1
V _{CC2}	16	_	Power supply, side 2

(1) I = Input, O = Output



6 Specifications

6.1 Absolute Maximum Ratings

See⁽¹⁾

		MIN	MAX	UNIT
Supply voltage (2)	V _{CC1} to GND1	-0.5	6	V
Supply Voltage V	V _{CC2} to GND2	-0.5	6	V
Digital Input Voltage	INx to GNDx	-0.5	6	V
Digital Input Voltage	ENx to GNDx	-0.5	6	V
Digital Output Voltage	OUTx to GNDx	-0.5	$V_{CCX} + 0.5$ (3)	٧
Digital Output current	Io	-15	15	mA
Temperature	Operating junction temperature, T _J		150	°C
remperature	Storage temperature, T _{stg}	-65	150	°C

- (1) Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute Maximum Ratings do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If used outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.
- (2) All voltage values except differential I/O bus voltages are with respect to the local ground terminal (GND1 or GND2) and are peak voltage values
- (3) Maximum voltage must not exceed 6V.

6.2 ESD Ratings

			VALUE	UNIT
		Human body model (HBM), per ANSI/ ESDA/JEDEC JS-001, all pins ⁽¹⁾	±3500	
V _(ESD)	Electrostatic discharge	Charged device model (CDM), per JEDEC specification JESD22-C101, all pins ⁽²⁾	±1500	V

- (1) JEDEC document JEP155 states that 500V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250V CDM allows safe manufacturing with a standard ESD control process.



6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

			MIN	NOM	MAX	UNIT	
V _{CC_RO} ⁽¹⁾	Supply Voltage Side 1 (Recommended Operating Range)	V _{CC1} = 1.8V to 5V ⁽³⁾	1.71		5.5	V	
V _{CC_UVLO+}	V _{CC} UVLO threshold when supply		1.52	1.70			
V _{CC_UVLO} _	V _{CC} UVLO threshold when supply	voltage is falling	1.2	1.41		V	
V _{CC_UVLO_HYS}	V _{CC} Supply voltage UVLO hystere	0.075	0.09				
V _{IH(ENx)}	Enable (ENx): High level input vol	0.7 × V _{CCI}		V _{CCI}			
V _{IL(ENx)}	Enable (ENx): High level input vol	tage	0		0.3 × V _{CCI}	V	
V _{IMAX(ENx)}	Enable (ENx): maximum input vol	tage	0		5.5		
V _{IH(INx)}	Input (INx): High level input voltag	je	0.7 × V _{CCI}		V _{CCI}		
V _{IL(INx)}	Input (INx): Low level input voltage	e	0		0.3 × V _{CCI}	V	
V _{IMAX(INx)}	Input (INx): maximum input voltage		0		5.5		
	Output (OUTx): High level output current	V _{CCO} = 5V ⁽²⁾	-4			mA	
		V _{CCO} = 3.3V ⁽²⁾	-2				
I _{ОН}		V _{CCO} = 2.5V ⁽²⁾	-1				
		V _{CCO} = 1.8V ⁽²⁾	-1				
		V _{CCO} = 5V ⁽²⁾			4		
ı	Output (OUTx): Low level output	V _{CCO} = 3.3V ⁽²⁾			2	mA	
l _{OL}	current	$V_{CCO} = 2.5V^{(2)}$			1	IIIA	
		V _{CCO} = 1.8V ⁽²⁾			1		
		2.25V ≤ V _{CCx} ≤ 5.5V and C _L ≤15pF ⁽⁴⁾	0		200		
DR	Data Rate	1.71V ≤ V_{CCx} < 2.25V and C_L ≤10pF ⁽⁴⁾	0		200	Mbps	
		$1.71V \le V_{CCx} < 2.25V$ and $10pF < C_L \le 15pF^{(4)}$	0		150		
T _A	Ambient temperature		-40	25	125	°C	

- V_{CC1} and V_{CC2} can be set independent of one another
- (2)
- V_{CCI} = Input-side V_{CC} ; V_{CCO} = Output-side V_{CC} The channel outputs are in undetermined state when $V_{\text{CC_UVLO}} \le V_{\text{CC1}}$, $V_{\text{CC2}} < V_{\text{CC_RO(MIN)}}$.
- See Section 7.

6.4 Thermal Information

			THERMAL METRIC ⁽¹⁾					UNIT
PACKAGE	PINS	$R_{\theta JA}$	R _{0JC(top)}	$R_{\theta JB}$	Ψлт	ΨЈВ	R _{0JC(bot)}	UNIT
DW (Wide-SOIC)	16	71.8	35.2	37.6	17	37.1	NA	°C/W

For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application note.

Submit Document Feedback



6.5 Power Ratings

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
ISO6041d (d = H for default high and d = L for default low)						
P_D	Maximum power dissipation (both sides)	V _{CC1} = V _{CC2} = 5.5V, T _J = 150°C, C _J			375	mW
P _{D1}		=15pF, Input a 100MHz 50% duty cycle			141	mW
P _{D2}	Maximum power dissipation (side-2)	square wave			234	mW



6.6 Insulation Specifications

	DADAMETED	TEST CONDITIONS	PACKAGE	
	PARAMETER	TEST CONDITIONS	16-DW	דואט
IEC 6066	64-1			
CLR	External clearance ⁽¹⁾	Side 1 to side 2 distance through air	>8.15	mm
CPG	External creepage ⁽¹⁾	Side 1 to side 2 distance across package surface	>8.15	mm
DTI	Distance through the insulation	Minimum internal gap (internal clearance)	>17	μm
CTI	Comparative tracking index	IEC 60112	> 600	V
	Material Group	According to IEC 60664-1	I	
		Rated mains voltage ≤ 150V _{RMS}	I-IV	
		Rated mains voltage ≤ 300V _{RMS}	I-IV	
	Overvoltage category	Rated mains voltage ≤ 600V _{RMS}	I-IV	
		Rated mains voltage ≤ 1000V _{RMS}	1-111	
DIN EN I	IEC 60747-17 (VDE 0884-17)			
	Suitability	DIN EN IEC 60747-17 (VDE 0884-17) suitability ⁽²⁾		
V _{IORM}	Maximum repetitive peak isolation voltage	AC voltage (bipolar)	1500	V _{Pk}
V _{IOWM}	Maximum isolation working voltage	AC voltage (sine wave); time-dependent dielectric breakdown (TDDB) test.	1061	V _{RM}
· IOVVIVI		DC voltage	1500	V _D
V _{IOTM}	Maximum transient isolation voltage	V _{TEST} = V _{IOTM} , t = 60s (qualification); V _{TEST} = 1.2 × V _{IOTM} , t= 1s (100% production)	7071	V _{Pł}
V _{IMP}	Maximum impulse voltage ⁽³⁾	Tested in air, 1.2/50µs waveform per IEC 62368-1	8000	V _{Pk}
V _{IOSM}	Maximum surge isolation voltage ⁽⁴⁾	V _{IOSM} ≥ 1.3 × V _{IMP} ; Tested in oil (qualification test), 1.2/50µs waveform per IEC 62368-1	10400	V _{Pk}
		Method a, After Input-output safety test subgroup 2/3, $V_{ini} = V_{IOTM}$, $t_{ini} = 60s$; $V_{pd(m)} = 1.2 \times V_{IORM}$, $t_m = 10s$	≤5	
q_{pd}	Apparent charge ⁽⁵⁾	Method a, After environmental tests subgroup 1, V_{ini} = V_{IOTM} , t_{ini} = 60s; $V_{pd(m)}$ = 1.6 × V_{IORM} , t_m = 10s	≤5	pC
		Method b: At routine test (100% production); V_{ini} = 1.2 × V_{IOTM} , t_{ini} = 1s; $V_{pd(m)}$ = 1.875 × V_{IORM} , t_m = 1s (method b1) or $V_{pd(m)}$ = V_{ini} , t_m = t_{ini} (method b2)	≤5	
C _{IO}	Barrier capacitance, input to output ⁽⁶⁾	V _{IO} = 0.4 × sin (2 πft), f = 1MHz	≅1.7	pF
		V _{IO} = 500V, T _A = 25°C	>10 ¹²	
R _{IO}	Insulation resistance, input to output ⁽⁶⁾	V _{IO} = 500V, 100°C ≤ T _A ≤ 125°C	>10 ¹¹	Ω
		V _{IO} = 500V at T _S = 150°C	>10 ⁹	
	Pollution degree		2	
	Climatic category		40/125/21	
UL 1577				1
V _{ISO}	Withstand isolation voltage	$V_{TEST} = V_{ISO}$, t = 60s (qualification); $V_{TEST} = 1.2 \times V_{ISO}$, t = 1s (100% production)	5000	V _{RM}

- Creepage and clearance requirements should be applied according to the specific equipment isolation standards of an application. Care should be taken to maintain the creepage and clearance distance of a board design to ensure that the mounting pads of the isolator on the printed-circuit board do not reduce this distance. Creepage and clearance on a printed-circuit board become equal in certain cases. Techniques such as inserting grooves, ribs, or both on a printed circuit board are used to help increase these specifications.
- This device is suitable for safe electrical insulation only within the safety ratings. Compliance with the safety ratings shall be ensured (2) by means of suitable protective circuits.

Product Folder Links: ISO6041

- Testing is carried out in air to determine the surge immunity of the package. (3)
- Testing is carried out in oil to determine the intrinsic surge immunity of the isolation barrier. (4)
- (5) Apparent charge is electrical discharge caused by a partial discharge (pd).

Submit Document Feedback



(6) All pins on each side of the barrier tied together creating a two-pin device.



6.7 Safety-Related Certifications

VDE	CSA	UL	CQC	TUV
Plan to certify according to DIN EN IEC 60747-17 (VDE 0884-17)	Plan to certify according to IEC 62368-1, IEC 61010-1 and IEC 60601	Plan to certify according to UL 1577 Component Recognition Program	CR4943 1	Plan to certify according to EN 61010-1 and EN 62368-1
Certificate planned	Certificate planned	Certificate planned	Certificate planned	Certificate planned

6.8 Safety Limiting Values

Safety limiting⁽¹⁾ intends to minimize potential damage to the isolation barrier upon failure of input or output circuitry.

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
DW-16 (Wide-SOIC) Package					
		$R_{\theta JA} = 71.8$ °C/W, $V_I = 5.5$ V, $T_J = 150$ °C, $T_A = 25$ °C	316.5		316.5	
	Safety input, output, or supply current	$R_{\theta JA} = 71.8$ °C/W, $V_I = 3.6$ V, $T_J = 150$ °C, $T_A = 25$ °C			483.6	A
I _S		R _{0JA} = 71.8°C/W, V _I = 2.75V, T _J = 150°C, T _A = 25°C			633.1	mA
		R _{0JA} = 71.8°C/W, V _I = 1.89V, T _J = 150°C, T _A = 25°C		921.1		
Ps	Safety input, output, or total power	R _{0JA} = 71.8°C/W, T _J = 150°C, T _A = 25°C			1740.9	mW
T _S	Maximum safety temperature				150	°C

The maximum safety temperature, T_S, has the same value as the maximum junction temperature, T_J, specified for the device. The I_S and P_S parameters represent the safety current and safety power respectively. The maximum limits of I_S and P_S should not be exceeded. These limits vary with the ambient temperature, TA.

The junction-to-air thermal resistance, R_{0,JA}, in the table is that of a device installed on a high-K test board for leaded surface-mount packages. Use these equations to calculate the value for each parameter:

 $T_J = T_A + R_{\theta JA} \times P$, where P is the power dissipated in the device.

 $T_{J(max)} = T_S = T_A + R_{\theta JA} \times P_S$, where $T_{J(max)}$ is the maximum allowed junction temperature. $P_S = I_S \times V_I$, where V_I is the maximum input voltage.

Submit Document Feedback



6.9 Electrical Characteristics-5V Supply

 $V_{CC1} = V_{CC2} = 5V \pm 10\%$ (over recommended operating conditions unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V _{OH(OUTx)}	OUTx (output) high-level output voltage	I _{OH} = -4mA; See Section 7	V _{CCO} - 0.4 ⁽¹⁾			V
V _{OL(OUTx)}	OUTx (output) low-level output voltage	I _{OL} = 4mA; See Section 7			0.4	V
$V_{IT+(INx)}$	INx (input) switching threshold voltage, rising				0.7 × V _{CCI} ⁽¹⁾	٧
V _{IT-(INx)}	INx (input) switching threshold voltage, falling		0.3 × V _{CCI}			V
V _{I_HYS(INx)}	INx (input) switching threshold voltage hysteresis		0.02 × V _{CCI}	0.07 × V _{CCI}		V
		HIGH Input Current: V _{IH} = V _{CCI} (1) at INx (leakage current)			1	
I _{I(INx)}	INx (input) input current (default high device, with H suffix) INx (input) input current (default low device, with L suffix)	LOW Input Current: V _{IL} = 0V at INx (leakage and current through default high pull-up resistance)	-10			
		HIGH Input Current: V _{IH} = V _{CCI} ⁽¹⁾ at INx (leakage and current through default low pulldown resistance)			10	μА
		LOW Input Current: V _{IL} = 0V at INx (leakage current)	-1			
V _{IH(ENx)}	ENx (enable) threshold voltage, rising				0.7 × V _{CCI} ⁽¹⁾	V
V _{IL(ENx)}	ENx (enable) threshold voltage, falling		0.3 × V _{CCI}			V
V _{I_HYS(ENx)}	ENx (enable) threshold voltage hysteresis		0.02 × V _{CCI}	0.04 × V _{CCI}		V
	ENLy (anable) input ourrent	HIGH Input Current: V _{IH} = V _{CCI} ⁽¹⁾ at ENx (leakage current)			1	
l(ENx)	ENx (enable) input current (integrated pull-up)	LOW Input Current: V _{IL} = 0V at ENx (leakage and current through default high pull-up resistance)	-10			μA
СМТІ	Common mode transient immunity	$V_I = V_{CC}$ or 0V, $V_{CM} = 1200$ V, $V_{ENx} = V_{CC}$; See Section 7	50	125		kV/µs
C _i	Input Capacitance (2)	$V_I = V_{CC}/2 + 0.4 \times \sin(2\pi ft), f = 2MHz, V_{CC} = 5V$		1.5		pF

 V_{CCI} = Input-side V_{CC} ; V_{CCO} = Output-side V_{CC} Measured from input pin to same side ground.



6.10 Supply Current Characteristics-5V Supply

V_{CC1} = V_{CC2} = 5V ±10% (over recommended operating conditions unless otherwise noted)

PARAMETER	TEST CONDITION	s	SUPPLY CURRENT	MIN	TYP	MAX	UNIT
ISO6041d (d = H for defaul	t high and d = L for default low)						
	low device I		I _{CC1}			1.25	
Supply current - DC signal (2)			I _{CC2}			1.40	
	V _I = 0V (default high device, H); V _I = V _{CC1} (default low device, L)		I _{CC1}			1.25	
			I _{CC2}			1.40	
		1Mbps	I _{CC1}			1.25	
			I _{CC2}			1.40	
		10Mbps	I _{CC1}			2.39	ША
Supply current - AC signal	All channels switching with square	Tolvibps	I _{CC2}			2.73	İ
(3)	wave clock input; C _L = 0pF	25Mbps	I _{CC1}			4.09	
		25101005	I _{CC2}			4.72	
		100Mbps	I _{CC1}			12.62	
			I _{CC2}			14.69	

- (1)
- V_{CCI} = Input-side V_{CC} Supply current valid for ENx = V_{CCx} (2)
- Supply current valid for ENx = V_{CCx}

Submit Document Feedback



6.11 Electrical Characteristics-3.3V Supply

 $V_{CC1} = V_{CC2} = 3.3V \pm 10\%$ (over recommended operating conditions unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V _{OH(OUTx)}	OUTx (output) high-level output voltage	I _{OH} = -2mA; See Section 7	V _{CCO} - 0.2 (1)			V
V _{OL(OUTx)}	OUTx (output) low-level output voltage	I _{OL} = 2mA; See Section 7			0.2	V
V _{IT+(INx)}	INx (input) switching threshold voltage, rising				0.7 × V _{CCI} ⁽¹⁾	V
V _{IT-(INx)}	INx (input) switching threshold voltage, falling		0.3 × V _{CCI}			V
V _{I_HYS(INx)}	INx (input) switching threshold voltage hysteresis		0.02 × V _{CCI}	0.07 × V _{CCI}		V
		HIGH Input Current: V _{IH} = V _{CCI} ⁽¹⁾ at INx (leakage current)			1	
I _{I(INx)}	INx (input) input current (default high device, with H suffix)	LOW Input Current: V _{IL} = 0V at INx (leakage and current through default high pull-up resistance)	-10			
II(INx)	INx (input) input current (default low device, with L suffix)	HIGH Input Current: $V_{IH} = V_{CCI}$ (1) at INx (leakage and current through default low pulldown resistance)			10	μА
	,	LOW Input Current: V _{IL} = 0V at INx (leakage current)	-1			
$V_{IH(ENx)}$	ENx (enable) threshold voltage, rising				0.7 × V _{CCI} ⁽¹⁾	V
V _{IL(ENx)}	ENx (enable) threshold voltage, falling		0.3 × V _{CCI}			V
V _{I_HYS(ENx)}	ENx (enable) threshold voltage hysteresis		0.02 × V _{CCI}	0.04 × V _{CCI}		V
		HIGH Input Current: V _{IH} = V _{CCI} (1) at ENx (leakage current)			1	
	ENx (enable) input current (integrated pull-up)	LOW Input Current: V _{IL} = 0V at ENx (leakage and current through default high pull-up resistance)	-10			μА
CMTI	Common mode transient immunity	$V_I = V_{CC}$ or 0V, $V_{CM} = 1200$ V, $V_{ENx} = V_{CC}$; See Section 7	50	125		kV/µs
C _i	Input Capacitance (2)	$V_I = V_{CC}/2 + 0.4 \times \sin(2\pi ft), f = 2MHz, V_{CC} = 3.3V$		1.6		pF

⁽¹⁾ V_{CCI} = Input-side V_{CC} ; V_{CCO} = Output-side V_{CC} (2) Measured from input pin to same side ground.



6.12 Supply Current Characteristics-3.3V Supply

V_{CC1} = V_{CC2} = 3.3V ±10% (over recommended operating conditions unless otherwise noted)

PARAMETER	TEST CONDITION	s	SUPPLY CURRENT	MIN	TYP	MAX	UNIT
ISO6041d (d = H for defau	It high and d = L for default low)						
	$V_I = V_{CC1}$ (default high device, H):	V _I = 0V (default	I _{CC1}			1.20	
Supply current - DC signal	low device, L)		I _{CC2}			1.34	
(2)	V_{I} = 0V (default high device, H); V_{I} = V_{CC1} (default low device, L)		I _{CC1}			1.20	
			I _{CC2}			1.34	
		1Mbps	I _{CC1}			1.20	
		Пиюрз	I _{CC2}			1.34	mA
		40046	I _{CC1}			2.15	ША
Supply current - AC signal	All channels switching with square	10Mbps	I _{CC2}			2.31	
(3)	wave clock input; C _L = 0pF	25Mbps	I _{CC1}			3.57	
		25Mbps	I _{CC2}			3.78	
	1000	4000415-15-5	I _{CC1}			10.69	
		100Mbps	I _{CC2}			11.10	

- (1)
- V_{CCI} = Input-side V_{CC} Supply current valid for ENx = V_{CCx} (2)
- Supply current valid for ENx = V_{CCx}

Submit Document Feedback



6.13 Electrical Characteristics-2.5V Supply

 $V_{CC1} = V_{CC2} = 2.5V \pm 10\%$ (over recommended operating conditions unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V _{OH(OUTx)}	OUTx (output) high-level output voltage	I _{OH} = -1mA; See Section 7	V _{CCO} - 0.1 (1)			V
V _{OL(OUTx)}	OUTx (output) low-level output voltage	I _{OL} = 1mA; See Section 7			0.1	V
V _{IT+(INx)}	INx (input) switching threshold voltage, rising				0.7 × V _{CCI} ⁽¹⁾	V
V _{IT-(INx)}	INx (input) switching threshold voltage, falling		0.3 × V _{CCI}			V
V _{I_HYS(INx)}	INx (input) switching threshold voltage hysteresis		0.02 × V _{CCI}	0.07 × V _{CCI}		V
		HIGH Input Current: V _{IH} = V _{CCI} ⁽¹⁾ at INx (leakage current)			1	
I _{I(INx)}	high device, with H suffix)	LOW Input Current: V _{IL} = 0V at INx (leakage and current through default high pull-up resistance)	-10			
II(INx)	INx (input) input current (default low device, with L suffix)	HIGH Input Current: $V_{IH} = V_{CCI}$ (1) at INx (leakage and current through default low pulldown resistance)			10	μΑ
	,	LOW Input Current: V _{IL} = 0V at INx (leakage current)	-1			
$V_{IH(ENx)}$	ENx (enable) threshold voltage, rising				0.7 × V _{CCI} ⁽¹⁾	V
V _{IL(ENx)}	ENx (enable) threshold voltage, falling		0.3 × V _{CCI}			V
V _{I_HYS(ENx)}	ENx (enable) threshold voltage hysteresis		0.02 × V _{CCI}	0.04 × V _{CCI}		V
		HIGH Input Current: V _{IH} = V _{CCI} (1) at ENx (leakage current)			1	
	ENx (enable) input current (integrated pull-up)	LOW Input Current: V _{IL} = 0V at ENx (leakage and current through default high pull-up resistance)	-10			μА
СМТІ	Common mode transient immunity	$V_I = V_{CC}$ or 0V, $V_{CM} = 1200$ V, $V_{ENx} = V_{CC}$; See Section 7	50	125		kV/μs
C _i	Input Capacitance (2)	$V_I = V_{CC}/2 + 0.4 \times \sin(2\pi ft), f = 2MHz, V_{CC} = 2.5V$		1.7		pF

⁽¹⁾ V_{CCI} = Input-side V_{CC} ; V_{CCO} = Output-side V_{CC} (2) Measured from input pin to same side ground.



6.14 Supply Current Characteristics-2.5V Supply

V_{CC1} = V_{CC2} = 2.5V ±10% (over recommended operating conditions unless otherwise noted)

PARAMETER	TEST CONDITION	s	SUPPLY CURRENT	MIN	TYP	MAX	UNIT
ISO6041d (d = H for defau	It high and d = L for default low)						
	$V_I = V_{CC1}$ (1) (default high device, H); $V_I = 0V$ (default low device, L)		I _{CC1}			1.17	
Supply current - DC signa			I _{CC2}			1.32	
(2)	davisa		I _{CC1}			1.17	
			I _{CC2}			1.32	
		1Mbps	I _{CC1}			1.17	
		Пиюрз	I _{CC2}			1.32	mA
		40046	I _{CC1}			2.03	ША
Supply current - AC signal	All channels switching with square	10Mbps	I _{CC2}			2.13	
(3)	wave clock input; C _L = 0pF	25Mbps	I _{CC1}			3.31	
	_	25Mbps	I _{CC2}			3.34	
		100Mbps	I _{CC1}			9.73	
		rouvibps	I _{CC2}			9.41	

- (1)
- V_{CCI} = Input-side V_{CC} Supply current valid for ENx = V_{CCx} (2)
- (3) Supply current valid for ENx = V_{CCx}

Submit Document Feedback



6.15 Electrical Characteristics-1.8V Supply

 $V_{CC1} = V_{CC2} = 1.8V \pm 5\%$ (over recommended operating conditions unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V _{OH(OUTx)}	OUTx (output) high-level output voltage	I _{OH} = -1mA; See Section 7	V _{CCO} - 0.1 ⁽¹⁾			V
V _{OL(OUTx)}	OUTx (output) low-level output voltage	I _{OL} = 1mA; See Section 7			0.1	V
$V_{\text{IT+(INx)}}$	INx (input) switching threshold voltage, rising				0.7 × V _{CCI} ⁽¹⁾	V
V _{IT-(INx)}	INx (input) switching threshold voltage, falling		$0.3 \times V_{CCI}$			V
V _{I_HYS(INx)}	INx (input) switching threshold voltage hysteresis		0.02 × V _{CCI}	0.07 × V _{CCI}		V
		HIGH Input Current: V _{IH} = V _{CCI} ⁽¹⁾ at INx (leakage current)			1	
I _{I(INx)}	INx (input) input current (default high device, with H suffix)	LOW Input Current: V _{IL} = 0V at INx (leakage and current through default high pull-up resistance)	-10			μΑ
	INx (input) input current (default low device, with L suffix)	HIGH Input Current: V _{IH} = V _{CCI} ⁽¹⁾ at INx (leakage and current through default low pulldown resistance)			10	μΛ
	,	LOW Input Current: V _{IL} = 0V at INx (leakage current)	-1			
$V_{IH(ENx)}$	ENx (enable) threshold voltage, rising				0.7 × V _{CCI} ⁽¹⁾	V
V _{IL(ENx)}	ENx (enable) threshold voltage, falling		0.3 × V _{CCI}			V
V _{I_HYS(ENx)}	ENx (enable) threshold voltage hysteresis		0.02 × V _{CCI}	0.07 × V _{CCI}		V
		HIGH Input Current: V _{IH} = V _{CCI} (1) at ENx (leakage current)			1	
1/51	ENx (enable) input current (integrated pull-up)	LOW Input Current: V _{IL} = 0V at ENx (leakage and current through default high pull-up resistance)	-10			μA
CMTI	Common mode transient immunity	$V_I = V_{CC}$ or 0V, $V_{CM} = 1200$ V, $V_{ENx} = V_{CC}$; See Section 7	50	125		kV/µs
C _i	Input Capacitance (2)	$V_I = V_{CC}/2 + 0.4 \times \sin(2\pi ft), f = 2MHz, V_{CC} = 2.5V$		1.8		pF

⁽¹⁾ V_{CCI} = Input-side V_{CC} ; V_{CCO} = Output-side V_{CC} (2) Measured from input pin to same side ground.



6.16 Supply Current Characteristics-1.8V Supply

V_{CC1} = V_{CC2} = 1.8V ±5% (over recommended operating conditions unless otherwise noted)

PARAMETER	TEST CONDITION	S	SUPPLY CURRENT	MIN	TYP	MAX	UNIT
ISO6041d (d = H for defau	It high and d = L for default low)						
	$V_I = V_{CC1}$ (1) (default high device, H); $V_I = 0V$ (default low device, L)		I _{CC1}			1.16	
Supply current - DC signal			I _{CC2}			1.30	
(2)	$V_I = 0V$ (default high device, H); $V_I = V_{CC1}$ (default low device, L)		I _{CC1}			1.16	
			I _{CC2}			1.30	
		1Mbps	I _{CC1}			1.16	
		Пушра	I _{CC2}			1.30	mA
		10Mbps	I _{CC1}			1.91	ША
Supply current - AC signal	All channels switching with square		I _{CC2}			1.93	
(3)	wave clock input; C _L = 0pF	25Mbps	I _{CC1}			3.02	
		Zolvibps	I _{CC2}			2.87	
		100Mbps	I _{CC1}			8.61	
			I _{CC2}			7.58	

- (1)
- V_{CCI} = Input-side V_{CC} Supply current valid for ENx = V_{CCx} (2)
- (3) Supply current valid for ENx = V_{CCx}

Submit Document Feedback



6.17 Switching Characteristics-5V Supply

 $V_{CC1} = V_{CC2} = 5V \pm 10\%$ (over recommended operating conditions unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t _{PLH} , t _{PHL}	Propagation delay time	at 100kbps			9	
PWD	Pulse width distortion ⁽¹⁾ t _{PHL} – t _{PLH}	See Section 7			1.2	
	Channel-to-channel output skew time ⁽²⁾	Same-direction channels			1.2	
t _{sk(o)}	Channel-to-channel output skew time-7	Opposite-direction channels			1.2	
t _{sk(pp)}	Part-to-part skew time ⁽³⁾				3.5	ns
t _r	Output signal rise time		3.5			
t _f	Output signal fall time	See Section 7			3.5	
t _{PHZ}	Disable propagation delay, high-to-high impedance output	See Section 7	13.5			
t _{PLZ}	Disable propagation delay, low-to-high impedance output				13.5	
t _{PZH}	Enable propagation delay, high impedance-to-high output for device versions with Enable (EN)	See Section 7			11	
t _{PZL}	Enable propagation delay, high impedance-to-low output for device versions with Enable (EN)	See Section 7	1		12	ns
t _{PU}	Time from V _{CC} UVLO to valid output data	V _{CC} ramp < 1µs			90	μs
t _{DO}	Default output delay time from input power loss	Measured from the time VCC goes below V _{CC_UVLO-(MIN)} . See Section 7			20	μs
t _{ie}	Time interval error	2 ¹⁶ – 1 PRBS data at 200Mbps, C _L as defined in Recommended Operating Conditions, one channel switching		130		ps
t _{JCLK(RMS)}	Clock Jitter (RMS)	10MHz clock input, rising/falling edges, C _L as defined in Recommended Operating Conditions, one channel switching		3.2	5	ps

- (1) Also known as pulse skew.
- (2) $t_{sk(o)}$ is the skew between outputs of a single device with all driving inputs connected together and the outputs switching in the same direction while driving identical loads.
- (3) $t_{sk(pp)}$ is the magnitude of the difference in propagation delay times between any terminals of different devices switching in the same direction while operating at identical supply voltages, temperature, input signals and loads.



6.18 Switching Characteristics-3.3V Supply

 $V_{CC1} = V_{CC2} = 3.3V \pm 10\%$ (over recommended operating conditions unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t _{PLH} , t _{PHL}	Propagation delay time	at 100kbps			10	
PWD	Pulse width distortion ⁽¹⁾ t _{PHL} – t _{PLH}	See Section 7			1.2	
	Channel-to-channel output skew time ⁽²⁾	Same-direction channels			1.2	
t _{sk(o)}	Channel-to-channel output skew time -/	Opposite-direction channels			1.2	
t _{sk(pp)}	Part-to-part skew time ⁽³⁾				3.8	ns
t _r	Output signal rise time				4	
t _f	Output signal fall time	See Section 7			4	
t _{PHZ}	Disable propagation delay, high-to-high impedance output	See Section 7			20	
t _{PLZ}	Disable propagation delay, low-to-high impedance output			20		
t _{PZH}	Enable propagation delay, high impedance-to-high output for device versions with Enable (EN)	See Section 7			17	
t _{PZL}	Enable propagation delay, high impedance-to-low output for device versions with Enable (EN)	See Section 7			18	ns
t _{PU}	Time from V _{CC} UVLO to valid output data	V _{CC} ramp < 1µs			70	μs
t _{DO}	Default output delay time from input power loss	Measured from the time VCC goes below V _{CC_UVLO-(MIN)} . See Section 7			20	μs
t _{ie}	Time interval error	2 ¹⁶ – 1 PRBS data at 200Mbps, C _L as defined in Recommended Operating Conditions, one channel switching		115		ps
t _{JCLK(RMS)}	Clock Jitter (RMS)	10MHz clock input, rising/falling edges, C _L as defined in Recommended Operating Conditions, one channel switching		3.0	5	ps

- (1) Also known as pulse skew.
- $t_{sk(o)}$ is the skew between outputs of a single device with all driving inputs connected together and the outputs switching in the same (2) direction while driving identical loads.
- $t_{sk(pp)}$ is the magnitude of the difference in propagation delay times between any terminals of different devices switching in the same direction while operating at identical supply voltages, temperature, input signals and loads.



6.19 Switching Characteristics-2.5V Supply

V_{CC1} = V_{CC2} = 2.5V ±10% (over recommended operating conditions unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t _{PLH} , t _{PHL}	Propagation delay time	at 100kbps			13.1	
PWD	Pulse width distortion ⁽¹⁾ t _{PHL} – t _{PLH}	See Section 7			1.2	
	Channel-to-channel output skew time ⁽²⁾	Same-direction channels			1.2	
t _{sk(o)}	Channel-to-channel output skew time-7	Opposite-direction channels			1.2	
t _{sk(pp)}	Part-to-part skew time ⁽³⁾				5	ns
t _r	Output signal rise time				5	
t _f	Output signal fall time	See Section 7			5	
t _{PHZ}	Disable propagation delay, high-to-high impedance output	See Section /			28	
t _{PLZ}	Disable propagation delay, low-to-high impedance output				28	
t _{PZH}	Enable propagation delay, high impedance-to-high output for device versions with Enable (EN)	See Section 7			25	
t _{PZL}	Enable propagation delay, high impedance-to-low output for device versions with Enable (EN)	See Section 7	26.5		26.5	ns
t _{PU}	Time from V _{CC} UVLO to valid output data	V _{CC} ramp < 1µs		,	80	μs
t _{DO}	Default output delay time from input power loss	Measured from the time VCC goes below V _{CC_UVLO-(MIN)} . See Section 7			20	μs
t _{ie}	Time interval error	2 ¹⁶ – 1 PRBS data at 200Mbps, C _L as defined in Recommended Operating Conditions, one channel switching		125		ps
t _{JCLK(RMS)}	Clock Jitter (RMS)	10MHz clock input, rising/falling edges, C _L as defined in Recommended Operating Conditions, one channel switching		2.9	5	ps

- (1) Also known as pulse skew.
- (2) t_{sk(o)} is the skew between outputs of a single device with all driving inputs connected together and the outputs switching in the same direction while driving identical loads.
- (3) $t_{sk(pp)}$ is the magnitude of the difference in propagation delay times between any terminals of different devices switching in the same direction while operating at identical supply voltages, temperature, input signals and loads.



6.20 Switching Characteristics-1.8V Supply

V_{CC1} = V_{CC2} = 1.8V ±5% (over recommended operating conditions unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t _{PLH} , t _{PHL}	Propagation delay time	at 100kbps			14.5	
PWD	Pulse width distortion ⁽¹⁾ t _{PHL} – t _{PLH}	See Section 7			1.2	
	Channel-to-channel output skew time ⁽²⁾	Same-direction channels			1.2	
t _{sk(o)}	Channel-to-channel output skew time-7	Opposite-direction channels			1.2	
t _{sk(pp)}	Part-to-part skew time ⁽³⁾				5	ns
t _r	Output signal rise time				5	
t _f	Output signal fall time	See Section 7			5	
t _{PHZ}	Disable propagation delay, high-to-high impedance output	See Section /			44	
t _{PLZ}	Disable propagation delay, low-to-high impedance output				44	
t _{PZH}	Enable propagation delay, high impedance-to-high output for device versions with Enable (EN)	See Section 7			41	
t _{PZL}	Enable propagation delay, high impedance-to-low output for device versions with Enable (EN)	- See Section 7			44	ns
t _{PU}	Time from V _{CC} UVLO to valid output data	V _{CC} ramp < 1μs			80	μs
t _{DO}	Default output delay time from input power loss	Measured from the time VCC goes below V _{CC_UVLO-(MIN)} . See Section 7			20	μs
t _{ie}	Time interval error	2 ¹⁶ – 1 PRBS data at 200Mbps, C _L as defined in Recommended Operating Conditions, one channel switching		195		ps
t _{JCLK(RMS)}	Clock Jitter (RMS)	10MHz clock input, rising/falling edges, C _L as defined in Recommended Operating Conditions, one channel switching		3.6	5	ps


- (1) Also known as pulse skew.
- $t_{sk(o)}$ is the skew between outputs of a single device with all driving inputs connected together and the outputs switching in the same (2) direction while driving identical loads.
- $t_{\text{sk(pp)}}$ is the magnitude of the difference in propagation delay times between any terminals of different devices switching in the same direction while operating at identical supply voltages, temperature, input signals and loads.

Product Folder Links: ISO6041

Submit Document Feedback




7 Parameter Measurement Information




- A. The input pulse is supplied by a generator having the following characteristics: PRR \leq 50kHz, 50% duty cycle, $t_r \leq$ 1ns, $t_f \leq$ 1ns, $Z_O = 50\Omega$. At the input, 50Ω resistor is required to terminate INx (input) generator signal. The 50Ω resistor is not needed in the actual application.
- B. C_L = 0pF and includes instrumentation and fixture capacitance within ±20%.

Figure 7-1. Switching Characteristics Test Circuit and Voltage Waveforms



- A. C_L = 0pF and includes instrumentation and fixture capacitance within ±20%.
- B. Power Supply Ramp Rate = 10mV/ns


Figure 7-2. Default Output Delay Time Test Circuit and Voltage Waveforms



- A. C_L = 0pF and includes instrumentation and fixture capacitance within ±20%.
- B. $ENx = V_{CC}$, channels are enabled during CMTI test.

Figure 7-3. Common-Mode Transient Immunity Test Circuit





- A. The input pulse is supplied by a generator having the following characteristics: PRR \leq 10kHz, 50% duty cycle, $t_r \leq$ 3ns, $t_f \leq$ 3ns, $Z_O = 50\Omega$.
- B. $C_L = 0$ pF and includes instrumentation and fixture capacitance within $\pm 20\%$.

Figure 7-4. Enable Propagation Delay Time Test Circuit and Waveform

Submit Document Feedback



8 Detailed Description

8.1 Overview

The ISO604x family of devices have an edge based scheme to transmit the digital data across a silicon dioxide based isolation barrier.

The digital input signal (IN) of the device is sampled by a transmitter and at every data edge the transmitter sends a corresponding differential signal across the isolation barrier. When the input signal is static, the refresh logic periodically sends the necessary differential signal from the transmitter. On the other side of the isolation barrier, the receiver converts the differential signal into a single-ended signal which is output on the OUT pin through a buffer. If the receiver does not receive a data or refresh signal, the timeout logic detects the loss of signal or power from the input side and drives the output to the default level.

8.2 Functional Block Diagram




Figure 8-1. Conceptual Block Diagram of an Edge Based Digital Isolator



8.3 Feature Description

Table 8-1 provides an overview of the device features.

Table 8-1. Device Features

1,1111111111111111111111111111111111111									
PART NUMBER	PART NUMBER CHANNEL DIRECTION		DEFAULT OUTPUT	PACKAGE					
ISO6041H	3 Forward 1 Reverse	200Mbps	High	DW-16					
ISO6041L	ISO6041L 3 Forward 1 Reverse		Low	DW-16					

8.3.1 Electromagnetic Compatibility (EMC) Considerations

Many applications in harsh industrial environment are sensitive to disturbances such as electrostatic discharge (ESD), electrical fast transient (EFT), surge and electromagnetic emissions. These electromagnetic disturbances are defined and tested by international standards such as IEC 61000-4-x and CISPR 32. Although system-level performance and reliability depends, to a large extent, on the application board design and layout, the ISO604x family of devices incorporates many chip-level design techniques to help overall system robustness.

8.4 Device Functional Modes

Table 8-2 lists the functional modes for the ISO604x devices.

Table 8-2. Function Table

V _{CCI⁽¹⁾}	V _{cco}	INPUT (INx)	OUTPUT ENABLE (ENx)	OUTPUT (OUTx)	COMMENTS
		Н	H or open	Н	Normal Operation: A channel output assumes the logic state of the
5	5	L	H or open	L	input.
PU	PU	Open	H or open	Default	Default mode: When INx is open, the corresponding channel output goes to the default logic state. Default is <i>High</i> for ISO604xH and <i>Low</i> for ISO604xL (with F suffix).
Х	PU	х	L	Z	A low value of output enable causes the outputs to be high-impedance.
PD	PU	X	H or open	Default	Default mode: When $V_{\rm CCI}$ is unpowered, a channel output assumes the logic state based on the selected default option. Default is \it{High} for ISO604xH and \it{Low} for ISO604xL (with F suffix). When $V_{\rm CCI}$ transitions from unpowered to powered-up, a channel output assumes the logic state of the input. When $V_{\rm CCI}$ transitions from powered-up to unpowered, channel output assumes the selected default state.
Х	PD	Х	Х	Undetermined	When V_{CCO} is unpowered, a channel output is undetermined ⁽²⁾ . When V_{CCO} transitions from unpowered to powered-up, a channel output assumes the logic state of the input.


⁽¹⁾ V_{CCI} = Input-side V_{CC}; V_{CCO} = Output-side V_{CC}; PU = Powered up (V_{CC} ≥ V_{CC_RO(MIN)}); PD = Powered down (V_{CC} ≤ V_{CC_UVLO}-); X = Irrelevant; H = High level; L = Low level; Z = High Impedance

Product Folder Links: ISO6041

⁽²⁾ The outputs are in undetermined state when $V_{CC\ UVLO-} \le V_{CC}$ or $V_{CCO} < V_{CC} \ge V_{CC\ RO(MIN)}$.



8.5 Device I/O Schematics



8.6 Overvoltage Tolerant Input

The input pins of this device, INx and ENx, support input signal voltage in excess of the supply voltage (V_{CCI}) on the input side of the device as long as the voltage on the inputs remains below the voltages listed in the Recommended Operating Conditions and Section 6.1.

This allows the device to support input signal voltages on the inputs when the input supply, V_{CCI} , is unpowered. In this use case, the outputs transition to the default output state when the input side no longer has a valid supply.

These inputs also provide the capability of the inputs to down translate input signal voltages up to the V_{IMAX} in the Recommended Operating Conditions . For example, an input signal 5V high-level can be used while V_{CCI} is operating a 3.3V.



9 Application and Implementation

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

9.1 Application Information

The ISO604x devices are high-performance, low power, quad-channel digital isolators. These devices come with enable pins on each side which can be used to put the respective outputs in high impedance for parallel (multiple) driver applications. The ISO604x devices use single-ended CMOS-logic switching technology.

The supply voltage range is from 1.71V to 5.5V for both supplies, V_{CC1} and V_{CC2} . Since an isolation barrier separates the two sides, each side can be sourced independently with any voltage within the Recommended Operating Conditions . As an example, supplying ISO604x V_{CC1} with 3.3V (which is within 1.71V to 5.5V) and V_{CC2} with 5V (which is also within 1.71V to 5.5V) is possible. You can use the digital isolator as a logic-level translator in addition to providing isolation. When designing with digital isolators, keep in mind that because of the single-ended design structure, digital isolators do not conform to any specific interface standard and are only intended for isolating single-ended CMOS or TTL digital signal lines. The isolator is typically placed between the data controller (that is, MCU or FPGA), and a data converter or a line transceiver, regardless of the interface type or standard.

9.2 Typical Application

Figure 9-1 shows an isolated serial peripheral interface (SPI) for analog input with minimal SPI connections and Figure 9-2 shows the same ADC with all digital IOs and SPI isolated.




Figure 9-1. Isolated SPI for an Analog Input, Minimal SPI connections to ADC

Submit Document Feedback






Figure 9-2. Isolated SPI for an Analog Input, Full IO connection to the ADC



9.2.1 Design Requirements

To design with these devices, use the parameters listed in Table 9-1.

Table 9-1. Design Parameters

PARAMETER	VALUE
Supply voltage, V _{CC1} and V _{CC2}	1.71V to 5.5V
Decoupling capacitor between V _{CC1} and GND1	0.1µF
Decoupling capacitor from V _{CC2} and GND2	0.1μF

9.2.2 Detailed Design Procedure

Unlike optocouplers, which require external components to improve performance, provide bias, or limit current, the ISO604x family of devices only require two external bypass capacitors to operate.




Figure 9-3. Typical ISO604x Circuit

Submit Document Feedback



9.3 Power Supply Recommendations

To provide reliable operation at data rates and supply voltages, a $0.1\mu F$ bypass capacitor is recommended at the input and output supply pins (V_{CC1} and V_{CC2}). The capacitors must be placed as close to the supply pins as possible. If only a single primary-side power supply is available in an application, isolated power can be generated for the secondary-side with the help of a transformer driver. For industrial applications, please use Texas Instruments' SN6501 or SN6505B. For such applications, detailed power supply design and transformer selection recommendations are available in SN6501 Transformer Driver for Isolated Power Supplies or SN6505B Low-noise, 1A Transformer Drivers for Isolated Power Supplies .

9.4 Layout

9.4.1 Layout Guidelines

A minimum of two layers is required to accomplish a cost optimized and low EMI PCB design. To further improve EMI, a four layer board can be used (see Figure 9-4). Layer stacking for a four layer board must be in the following order (top-to-bottom): high-speed signal layer, ground plane, power plane and low-frequency signal layer.

- Routing the high-speed traces on the top layer avoids the use of vias (and the introduction of the
 inductances) and allows for clean interconnects between the isolator and the transmitter and receiver circuits
 of the data link.
- Placing a solid ground plane next to the high-speed signal layer establishes controlled impedance for transmission line interconnects and provides an excellent low-inductance path for the return current flow.
- Placing the power plane next to the ground plane creates additional high-frequency bypass capacitance of approximately 100pF/inch².
- Routing the slower speed control signals on the bottom layer allows for greater flexibility as these signal links typically have margin to tolerate discontinuities such as vias.

If an additional supply voltage plane or signal layer is needed, add a second power or ground plane system to the stack to keep the planes symmetrical. This design makes the stack mechanically stable and prevents warping. Also the power and ground plane of each power system can be placed closer together, thus increasing the high-frequency bypass capacitance significantly.

For detailed layout recommendations, refer to the *Digital Isolator Design Guide* application note.



9.4.2 Layout Example




Figure 9-4. Layout Example




Figure 9-5. Layout Example PCB cross section

Submit Document Feedback



10 Device and Documentation Support

10.1 Documentation Support

10.1.1 Related Documentation

For related documentation, see the following:

- Texas Instruments, ISO6041 Technical Documents
- Texas Instruments, Digital Isolator Design Guide, application note
- Texas Instruments, Isolation Glossary, application note
- Texas Instruments, How to use isolation to improve ESD, EFT, and Surge immunity in industrial systems, application note
- Texas Instruments, SN6501 Transformer Driver for Isolated Power Supplies, data sheet
- Texas Instruments, ADS127L21 512kSPS, Programmable Filter, 24-Bit, Wideband Delta-Sigma ADC, data sheet
- Texas Instruments, ADS127L1x 512kSPS, Quad and Octal, Simultaneous-Sampling, 24-Bit ADCs, data sheet
- Texas Instruments, ADS127L11 400-kSPS, Wide-Bandwidth, 24-Bit, Delta-Sigma ADC, data sheet

10.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Notifications* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

10.3 Support Resources

TI E2E[™] support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

10.4 Device Nomenclature




Figure 10-1. Device Nomenclature



10.5 Trademarks

TI E2E[™] is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

10.6 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

10.7 Glossary

TI Glossary

This glossary lists and explains terms, acronyms, and definitions.

11 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

DATE REVISION		NOTES				
December 2025	*	Initial Release				

12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical packaging and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Product Folder Links: ISO6041




DW0016C-C01



PACKAGE OUTLINE

SOIC - 2.55 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES:

- All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 This drawing is subject to change without notice.
 This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm, per side.
 This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm, per side.

- 5. Reference JEDEC registration MS-013.






EXAMPLE BOARD LAYOUT

DW0016C-C01

SOIC - 2.55 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

- Publication IPC-7351 may have alternate designs.
 Solder mask tolerances between and around signal pads can vary based on board fabrication site.






EXAMPLE STENCIL DESIGN

DW0016C-C01

SOIC - 2.55 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)


- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

 9. Board assembly site may have different recommendations for stencil design.






12.1 Tape and Reel Information



TAPE DIMENSIONS Ф Ф B₀


Dimension designed to accommodate the component width
Dimension designed to accommodate the component length
Dimension designed to accommodate the component thickness
<u> </u>
Overall width of the carrier tape
Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



Reel Reel Width W1 Package В0 K0 Р1 w Pin1 Package A0 SPQ Device Pins Diameter Drawing (mm) Quadrant Type (mm) (mm) (mm) (mm) (mm) (mm) ISO6041LDWR SOIC DW 16 2000 330.0 16.4 10.75 10.7 2.7 12.0 16.0 Q1 ISO6041HDWR Q1 SOIC DW 16 2000 330.0 16.4 10.75 10.7 2.7 12.0 16.0





Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
ISO6041LDWR	SOIC	DW	16	2000	353.0	353.0	32.0
ISO6041HDWR	SOIC	DW	16	2000	353.0	353.0	32.0

www.ti.com 13-Dec-2025

PACKAGING INFORMATION

Orderable part number	Status (1)	Material type	Package Pins	Package qty Carrier	RoHS	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
XISO6041HDWR	Active	Preproduction	SOIC (DW) 16	2000 LARGE T&R	-	Call TI	Call TI	-40 to 125	
XISO6041LDWR	Active	Preproduction	SOIC (DW) 16	2000 LARGE T&R	-	Call TI	Call TI	-40 to 125	

⁽¹⁾ Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.


⁽⁵⁾ MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

7.5 x 10.3, 1.27 mm pitch

SMALL OUTLINE INTEGRATED CIRCUIT

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you fully indemnify TI and its representatives against any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale, TI's General Quality Guidelines, or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products. Unless TI explicitly designates a product as custom or customer-specified, TI products are standard, catalog, general purpose devices.

TI objects to and rejects any additional or different terms you may propose.

Copyright © 2025, Texas Instruments Incorporated

Last updated 10/2025