

# LM51772-Q1 55V 4-Switch Buck-Boost Controller with I<sup>2</sup>C interface

## 1 Features

- Input range from 0V ( $V_{BIAS} \geq 3.5V$ ) to 55V
- Output voltage 1V to 55V
- Dynamical  $V_O$  programming via I<sup>2</sup>C from:
  - 3.3V up to 48V in 20mV steps
  - 1V up to 24V in 10mV steps
- Peak current regulation control
- Small voltage transition ripple overall operating modes
- Shut down quiescent current 3 $\mu$ A
- Operating quiescent current 60 $\mu$ A
- DRV pin for external FET control
- Operation mode selection for high efficiency in light load and high load conditions:
  - Power save mode (Single Pulse/ $\mu$ Sleep)
  - Automatic/programmable conduction mode
- Integrated high voltage supply LDO
- Auxiliary high voltage LDO/reference
- Integrated full-bridge gate drive
  - 2A peak current capability
  - Bootstrap over and under-voltage protection
  - Integrated boot-strap diode
- Fixed frequency independent from operating mode (boost, buck-boost, buck)
  - Forced PWM mode selectable
  - Switching frequency from 100kHz to 2.2MHz
  - External clock synchronization and clock output
- Average input or output current sensor
  - Programmable from 0.5A (5mV) to 7A (70mV) in 50mA (500 $\mu$ V) steps
  - ISET pin selectable
- I<sup>2</sup>C programmable with diagnostics
  - I<sup>2</sup>C usage is optional, alternative feature selection via CFG-Pins
- Automotive temperature range ( $T_J = -40^{\circ}C$  to  $150^{\circ}C$ )
- 40-Pin WSON package with wettable flanks
- Create a custom design using the LM51772-Q1 with the [WEBENCH® Power Designer](#)

## 2 Applications

- Automotive ADAS domain controllers
- Automotive infotainment, digital cockpit
- Automotive sensor fusion
- USB-PD EPR (extended power range)
- Automotive energy storage, battery/super-cap backup

## 3 Description


The LM51772-Q1 is a four switch Buck-Boost controller with optional I<sup>2</sup>C control. The device provides a regulated output voltage if the input voltage is higher, equal or lower than the adjusted output voltage. In power save mode the device supports very high efficiency at light and high load conditions and features a programmable pass-through function(PCM). The second over-voltage protection is user programmable and can be used to limit the voltage during moisture (test) conditions. Numerous monitoring features like a thermal warning help to maintain the system housekeeping.

LM51772-Q1 runs at a fixed switching frequency, which can be set via the RT/SYNC pin. The switching frequency remains the same during buck, boost and buck-boost operation. The device maintains small mode transition ripple overall operating modes. The integrated and optional high-side current sensor features an accurate output or input current limitation. The average current limit of the LM51772-Q1 is also configurable through the I2C interface.


### Package Information

PART NUMBER	PACKAGE <sup>(1)</sup>	BODY SIZE (NOM)
LM51772-Q1RHAR	RHA040	6mm x 6mm

- (1) For all available packages, see the orderable addendum at the end of the data sheet.



Efficiency vs. Input Voltage,  $V_O = 20V$ ,  $I_O = 5A$




Typical Application Schematic



## Table of Contents

<b>1 Features</b> .....	<b>1</b>	<b>9 Application and Implementation</b> .....	<b>94</b>
<b>2 Applications</b> .....	<b>1</b>	9.1 Application Information.....	94
<b>3 Description</b> .....	<b>1</b>	9.2 Typical Application.....	94
<b>4 Pin Configuration and Functions</b> .....	<b>3</b>	9.3 USB-PD Source with Power Path.....	106
<b>5 Specifications</b> .....	<b>7</b>	9.4 Parallel (Multiphase) Operation.....	107
5.1 Absolute Maximum Ratings.....	7	9.5 Constant Current LED Driver.....	108
5.2 Handling Ratings.....	7	9.6 Wireless Charging Supply .....	108
5.3 Recommended Operating Conditions.....	8	9.7 Bi-Directional Power Backup.....	109
5.4 Thermal Information.....	8	9.8 Power Supply Recommendations.....	110
5.5 Electrical Characteristics.....	9	9.9 Layout.....	110
5.6 Timing Requirements.....	15	<b>10 Device and Documentation Support</b> .....	<b>113</b>
5.7 Typical Characteristics.....	17	10.1 Documentation Support.....	113
<b>6 Parameter Measurement Information</b> .....	<b>22</b>	10.2 Receiving Notification of Documentation Updates.....	113
<b>7 Detailed Description</b> .....	<b>23</b>	10.3 Support Resources.....	113
7.1 Overview.....	23	10.4 Trademarks.....	113
7.2 Functional Block Diagram.....	24	10.5 Electrostatic Discharge Caution.....	113
7.3 Feature Description.....	25	10.6 Glossary.....	113
7.4 Device Functional Modes.....	61	<b>11 Revision History</b> .....	<b>113</b>
7.5 Programming.....	62	<b>12 Mechanical, Packaging, and Orderable Information</b> .....	<b>114</b>
<b>8 LM51772-Q1 Registers</b> .....	<b>65</b>		

## 4 Pin Configuration and Functions



**Figure 4-1. LM51772-Q1RHA Package, 40-Pin QFN (Top View)**

**Table 4-1. Pin Functions LM51772-Q1**

PIN		I/O <sup>(1)</sup>	DESCRIPTION
NAME	NO.		
VCC1	1	O	Auxiliary 5V regulator output. Place a capacitor close to the pin for good decoupling. If the output is disabled by the logic it can be tied to GND with a resistor or pulled to VCC2. Do not leave the pin floating.
SS/ATRK	2	I/O	Soft-start programming pin. A capacitor between the SS pin and AGND pin programs soft-start time. Analog output voltage tracking pin. The VOUT regulation target can be programmed by connecting the pin to variable voltage reference (for example, through a digital to analog converter). The internal circuit selects the lowest voltage between the pin voltage and the internal voltage reference.
SYNC	3	I	Synchronization clock input/output. The internal oscillator can be synchronized to an external clock during operation. <i>Do not leave this pin floating.</i> If this function is not used, connect the pin to VCC2 or GND. The SYNC pin can be configured as clock synchronization output signal. The clock phase can be selected to 0° and 180° to directly operate two devices in a parallel (dual phase) operation.
DTRK	4	I	Digital PWM input pin for the dynamic output voltage tracking. <i>Do not leave this pin floating.</i> If this function is not used, connect the pin to VCC or GND.
SDA/CFG3	5	I/O	I <sup>2</sup> C interface serial data line. Connect an external a pull-up resistor If I2C is disabled, this pin is a further configuration pin. Connect a resistor between the CFG3-pin and AGND to select the device operation according <a href="#">Section 7.3.22</a>
SCL/CFG4	6	I	I <sup>2</sup> C interface serial clock line. Connect an external a pull-up resistor If I2C is disabled, this pin is a further configuration pin. Connect a resistor between the CFG4-pin and AGND to select the device operation according <a href="#">Section 7.3.22</a>
MODE	7	I	Digital input to select device operation mode. If the pin is pulled low, power save mode (PSM) is enabled. If the pin is pulled high, the forced PWM or CCM operation is enabled. The configuration can be changed dynamically during operation. <i>Do not leave this pin floating.</i>
CFG2	8	I/O	Device configuration pin. Connect a resistor between the CFG2 pin and GND to select the device operation according the <a href="#">Section 7.3.22</a>
ADDR/ SLOPE(CFG1)	9	I	Slope Compensation and Address selection. This pin also disables the I2C interface to use the SCL, SCA as additional slope configuration pins. Connect a resistor between the CFG1 pin and AGND to select the device operation according <a href="#">Section 7.3.22</a>
CDC	10		Cable drop compensation or current monitor output pin. Connect a resistor between the CDC pin and AGND to select the gain for the cable drop compensation. Per default this pin provides a current monitoring signal of the sensed voltage between the ISNSP and ISNSN pins In case the current monitor is disabled connect CDC to ground
nFLT/nINT	11	O	Open-drain output pin for fault indication or power good. This pin can be configured as interrupt pin. In case of a STATUS register change the pin toggles low for 256μs.
RT	12	I/O	Switching frequency programming pin. An external resistor is connected to the RT pin and AGND to set the switching frequency
COMP	13	O	Output of the error amplifier. An external RC network needs to be connected between COMP and AGND to stabilize/compensate the regulator voltage loop.
FB/SEL_intFB	14	I	Feedback pin for output voltage regulation. Connect a resistor divider network from the output of the converter to the FB pin. Connect the FB pin to VCC2 to operate at a fixed output voltage default setting of the device. To select the internal feedback connect the pin to VCC2 before the device start-up
VIN-FB	15		VIN sense pin. Connect to a VIN divider with the same gain as the VOUT divider for using PCM with external divider. If the internal Vout divider or if PCM is not used, connect to AGND. Do not leave floating.

**Table 4-1. Pin Functions LM51772-Q1 (continued)**

PIN		I/O <sup>(1)</sup>	DESCRIPTION
NAME	NO.		
ILIMCOMP/ISET	16		Compensation pin for average current limit loop. Connect an capacitor or a type 2 R-C network if the current limit is set by the internal DAC. If the internal DAC is disabled the pin sets the current limit threshold for the average current limit. Connect a resistor to AGND. A parallel filter of capacitor is recommended depending on the application requirements Connect a resistor to AGND if the current limit is set by ISET. Connect the ISET pin to VCC2 to disable the block and reduce the quiescent current
AGND	17	G	Analog Ground
VOUT	18	I	Output voltage sense input. Connect to the power stage output rail.
ISNSN	19	I	Negative sense input of the output or input average current sense amplifier. An optional current sense resistor connected between ISNSN and ISNSP can be located either on the input side or on the output side of the power stage. In case the optional current sensor is disabled connect ISNSN and ISNSP together to AGND
ISNSP	20	I	Positive sense input of the output or input current sense amplifier. An optional current sense resistor connected between ISNSN and ISNSP can be placed either on the input side or on the output side of the power stage. In case the optional current sensor is disabled connect ISNSP to ground
CSB	21	I	Inductor peak current sense negative input. Connect CSB to the negative side of the external current sense resistor using a Kelvin connection.
CSA	22	I	Inductor peak current sense positive input. Connect CSA to the positive side of the external current sense resistor using a Kelvin connection.
SW1	23	P	Inductor switch node for the buck half-bridge
HO1	24	O	High-side gate driver output for the buck half-bridge
HB1	25	P	Bootstrap supply pin for buck half-bridge. An external capacitor is required between the HB1 pin and the SW1 pin, to provide bias to the high-side MOSFET gate driver. Place the external capacitor close to the pin without any resistance between the pin and capacitor for good decoupling
NC	26	O	Not Connected
LO1	27	O	Low-side gate driver output for the buck half-bridge
PGND	28	G	Power Ground
VCC2	29	O	Internal linear bias regulator output. Connect a ceramic decoupling capacitor from VCC to PGND. This rail supplies the internal logic and the gate driver. Place the external capacitor close to the pin without any resistance between the pin and capacitor for good decoupling.
LO2	30	O	Low-side gate driver output for the boost half-bridge
HB2	31	P	Bootstrap supply pin for boost half-bridge. An external capacitor is required between the HB2 pin and the SW2 pin, to provide bias to the high-side MOSFET gate driver Place the external capacitor close to the pin without any resistance between the pin and capacitor for good decoupling
HO2	32	O	High-side gate driver output for the boost half-bridge
SW2	33	P	Inductor switch node for the boost half-bridge
NC	34	O	Not Connected
DRV1	35		External FET drive pin. This pin features a high-voltage push pull stage, a open drain output or a charge pump driver stage according to the selected configuration. In case the optional DRV pin is not used you can leave DRV open.
VIN	36	I	The input supply and sense input of the device. Connect VIN to the supply voltage of the power stage.

**Table 4-1. Pin Functions LM51772-Q1 (continued)**

PIN		I/O <sup>(1)</sup>	DESCRIPTION
NAME	NO.		
EN/UVLO	37	I	Enable pin. Digital input pin to enable the converter switching. The input features a precise analog comparator and a hysteresis to monitor the input voltage. Connect a resistor divider from the input voltage to maintain the under voltage lookout(UVLO) feature.
nRST	38	I	Digital input pin to enable the device internal logic, interface operation and the VCC1 regulator if selected.
NC	39	O	Not Connected
BIAS	40		Optional input to the VCC2 bias regulator. Powering VCC2 from an external supply instead of VIN can reduce power loss at high $V_{IN}$ .
GND	PAD	G	Thermal pad

1. I = Input, O = Output, I/O = Input or Output, G = Ground, P = Power.

## 5 Specifications

### 5.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise specified)<sup>(1)</sup>

		MIN	MAX	UNIT
Input	BIAS to AGND	−0.3	59	V
Input	VIN, ISNSP, ISNSN to AGND	−0.3	59	V
Input	EN/UVLO, nRST	−0.3	59 <sup>(4)</sup>	V
Input			$V_{(VIN)} + 5$ <sup>(4)</sup>	V
Input	SS/ATRK, DTRK, RT, SYNC, MODE, SDA, SCL, ADDR/SLOPE, CFG2, to AGND <sup>(3)</sup>	−0.3	5.8	V
Input	FB, VIN-FB to AGND	−0.3	5.8	V
Input	ISNSP to ISNSN	−0.3	0.3	V
Input	CSA, CSB to SW1	−0.3	0.3	V
Input	SW1, SW2 to AGND(DC)	−0.5	59	V
Input	SW1, SW2 to AGND ( ≤ 100ns duration)	−2	59	V
Input	SW1, SW2 to AGND(≤ 10ns duration)	−3	59	V
Input	SW1, SW2 to AGND(≤ 5ns duration)	−4	59	V
Input	PGND to AGND	−0.3	0.3	V
Output	VCC1, VCC2 to AGND	−0.3	5.5	V
Output	VOUT, DRV1 to AGND	−0.3	59	V
Output	nFLT to AGND	−0.3	5.8	V
Output	COMP, ILIMCOMP/ISET, CDC to AGND <sup>(2)</sup>	−0.3	5.8	V
Output	LO1, LO2, to PGND	−0.3	$V_{(VCC2)}+0.3$	V
Output	HB1 to SW1, HB2 to SW2	−0.3	5.5 <sup>(5)</sup>	V
Output		−0.3	6	V
Output	HO1 to SW1	−0.3	$V_{(HB1)}+0.3$	V
Output	HO2 to SW2	−0.3	$V_{(HB2)}+0.3$	V
Output	HO1, HO2, HB1, HB2 to AGND	−0.3	65	V
Storage temperature, T <sub>STG</sub>		−55	150	°C
Operating junction temperature, T <sub>J</sub> <sup>(3)</sup>		−40	150	

- (1) Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute Maximum Ratings do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If used outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.
- (2) This pin has an internal max. voltage clamp which supports typ. 1.6mA of current
- (3) High junction temperatures degrade operating lifetimes. Operating lifetime is de-rated for junction temperatures greater than 125°C.
- (4) Both of the stated conditions need to be observed
- (5) Operating lifetime is de-rated for voltage bigger than the specified maximum

### 5.2 Handling Ratings

			VALUE	UNIT
V <sub>(ESD)</sub>	Electrostatic discharge	Human body model (HBM), per AEC Q100-002 <sup>(1)</sup>	±2000	V
		Charged device model (CDM), per AEC Q100-011	±750	
		Other pins	±500	

- (1) AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

### 5.3 Recommended Operating Conditions

Over the recommended operating junction temperature range (unless otherwise specified)<sup>(1)</sup>

		MIN	NOM	MAX	UNIT
V <sub>(VIN)</sub>	Input Voltage Sense	0	48	55	V
V <sub>(BIAS)</sub>	Bias Input Voltage Supply	0		55	V
	Input/Bias start-up voltage	3.5			V
	Minimum voltage for PCM operation	6			V
V <sub>(VOUT)</sub>	Output Voltage Sense	1	53.5	55 <sup>(3)</sup>	V
V <sub>(DRV1)</sub>	High voltage drive pin output	0		55	V
	ISNSP; ISNSN	2.8		55	V
R <sub>(SNS)</sub>	current limit sense resistor		10		mΩ
	current limit sense resistor tolerance	–1		1	%
C <sub>(VCC1)</sub>	VCC1 regulator output capacitance	2			μF
C <sub>(VCC2)</sub>	VCC2 regulator output capacitance	6			μF
V <sub>FB</sub>	FB Input	0		V <sub>(VCC2)</sub>	V
V <sub>IL</sub>	Logic pin low-level (MODE, DTRK, SYNC, SDA, SCL)			0.4	V
V <sub>IH</sub>	Logic pin high-level (MODE, DTRK, SYNC, SDA, SCL)	1.3			V
F <sub>SW</sub>	Typical Switching Frequency	100		2200	kHz
F <sub>SYNC</sub>	Synchronization switching Frequency range	100		2200	kHz
T <sub>J</sub>	Operating Junction Temperature <sup>(2)</sup>	–40		150	°C

(1) Operating Ratings are conditions under the device is intended to be functional. For specifications and test conditions, see Electrical Characteristics.

(2) High junction temperatures degrade operating lifetimes.

(3) Nominal value determined by minimum OVP threshold.

### 5.4 Thermal Information

THERMAL METRIC <sup>(1)</sup>		LM51772-Q1	UNIT
		QFN	
		40 PINS	
R <sub>qJA</sub>	Junction-to-ambient thermal resistance	33.9	°C/W
R <sub>qJC(top)</sub>	Junction-to-case (top) thermal resistance	26.6	°C/W
R <sub>qJB</sub>	Junction-to-board thermal resistance	15.4	°C/W
Y <sub>JT</sub>	Junction-to-top characterization parameter	0.4	°C/W
Y <sub>JB</sub>	Junction-to-board characterization parameter	15.4	°C/W
R <sub>qJC(bot)</sub>	Junction-to-case (bottom) thermal resistance	4.4	°C/W

(1) For more information about traditional and new thermal metrics, see the [SPRA953](#) application note.



## 5.5 Electrical Characteristics

Typical values correspond to  $T_J = 25^\circ\text{C}$ . Minimum and maximum limits apply over  $T_J = -40^\circ\text{C}$  to  $150^\circ\text{C}$ . Unless otherwise stated,  $V_{(\text{BIAS})} = 12\text{ V}$

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
SUPPLY CURRENT							
	Shutdown current into VIN	$V_{(\text{VIN})} = 48\text{V}$ , $V_{(\text{BIAS})} = 0\text{V}$ $V_{(\text{EN})} = 0\text{V}$	$T_J = 25^{\circ}\text{C}$	1.1	1.5		$\mu\text{A}$
			$T_J = -40^{\circ}\text{C}$ to $125^{\circ}\text{C}$	1.1	2		$\mu\text{A}$
	Shutdown current into BIAS	$V_{(\text{VIN})} = 0\text{V}$ , $V_{(\text{EN})} = 0\text{V}$	$T_J = 25^{\circ}\text{C}$	1.3	1.7		$\mu\text{A}$
			$T_J = -40^{\circ}\text{C}$ to $125^{\circ}\text{C}$	1.3	2.2		$\mu\text{A}$
	Stand-by current into VIN	$V_{(\text{VIN})} = 12\text{V}$ , $V_{(\text{BIAS})} = 0\text{V}$ ; $V_{(\text{nRST})} = \text{High}$	$T_J = 25^{\circ}\text{C}$	55	75		$\mu\text{A}$
			$T_J = -40^{\circ}\text{C}$ to $125^{\circ}\text{C}$	55	100		$\mu\text{A}$
	Quiescent current into BIAS	$V_{(\text{EN})} = 3.3\text{ V}$ , $V_{(\text{FB})} > 1\text{V}$ , uSleep enabled, ILIMCOMP = $V_{(\text{VCC2})}$ , EN_VCC1 = 0b0	$T_J = 25^{\circ}\text{C}$	65	75		$\mu\text{A}$
			$T_J = -40^{\circ}\text{C}$ to $125^{\circ}\text{C}$	65	100		$\mu\text{A}$
VCC1 REGULATOR							
	VCC1 regulation	$V_I = 12.0\text{V}$ , $I_{(\text{VCC1})} = 1\text{mA}$		4.95	5	5.05	V
	VCC1 drop-out voltage	$I_{(\text{VCC1})} = 34\text{mA}$	$V_I = 5\text{V}$	0.6	1.4		V
			$V_I = 4.5\text{V}$	0.6	1.5		V
	VCC1 sourcing current limit	VCC1=GND	$V_I = 12\text{V}$	34		70	mA
VCC2 REGULATOR							
	VCC2 regulation	$V_{\text{BIAS}} = 12.0\text{V}$ , $I_{(\text{VCC2})} = 20\text{mA}$		4.85	5	5.1	V
	VCC2 drop-out voltage	$I_{(\text{VCC2})} = 45\text{mA}$	$V_I = 4\text{V}$	130	300		mV
			$V_I = 3.5\text{V}$	190	400		mV
	VCC2 sourcing current limit	$V_{(\text{VCC2})} \geq 3\text{V}$	$V_I = 6\text{V}$ , $V_{\text{BIAS}} = 12\text{V}$	200	260	450	mA
$V_{T+(\text{VCC2})}$	Positive going threshold	$V_{(\text{VCC2})}$ rising		3.3	3.35	3.4	V
$V_{T-(\text{VCC2})}$	Negative going threshold	$V_{(\text{VCC2})}$ falling		3	3.05	3.1	V
$V_{T+}$ (Force,BIAS)	Positive going threshold for Forced $V_{(\text{BIAS})}$	FORCE_BIASPIN = 0b1		4.5	4.6	4.7	V
$V_{\text{hyst}}(\text{Force,BIAS})$	LDO switch-over hysteresis for Forced $V_{(\text{BIAS})}$			230	275		mV
$V_{T+}$ (VCC2,SUP)	Positive going threshold for LDO switch-over	FORCE_BIASPIN = 0b0		6.7	6.8	6.9	V
$V_{\text{hyst}}(\text{VCC2,SUP})$	LDO switch-over hysteresis			350	400		mV
	VCC2 UVLO rising detection delay time	$V_{(\text{VCC2})}$ rising		100			$\mu\text{s}$
nRST							
$V_{T+(\text{nRST})}$	Enable positive-going threshold	nRST rising			1.4		V
$V_{T-(\text{nRST})}$	Enable negative-going threshold	nRST falling		0.35			V
$V_{\text{hyst}}(\text{nRST})$	Enable threshold hysteresis			300			mV
EN/UVLO							
	VDET positive-going threshold	$V_{(\text{VIN})}$ rising, VDET_RISE = 0x3		3.3	3.4	3.5	V
	VDET negative-going threshold	$V_{(\text{VIN})}$ falling, VDET_FALL = 0x0		2.6	2.7	2.799	V
$V_{T+(\text{UVLO})}$	UVLO positive-going threshold	$V_{(\text{EN/UVLO})}$ rising		1.23	1.25	1.27	V
$V_{T-(\text{UVLO})}$	UVLO negative-going threshold	$V_{(\text{EN/UVLO})}$ falling		1.18	1.2	1.22	V
$V_{\text{hyst}}(\text{UVLO})$	UVLO threshold hysteresis			38	50	62	mV
$I_{\text{UVLO}}$	UVLO hysteresis sinking current	$V_{(\text{EN/UVLO})} < 1.26\text{V}$		4	5	6	$\mu\text{A}$
$t_d(\text{UVLO})$	UVLO detection delay time	$V_{(\text{EN/UVLO})}$ falling;		25.5	30	38.5	$\mu\text{s}$

## 5.5 Electrical Characteristics (continued)

Typical values correspond to  $T_J = 25^\circ\text{C}$ . Minimum and maximum limits apply over  $T_J = -40^\circ\text{C}$  to  $150^\circ\text{C}$ . Unless otherwise stated,  $V_{(\text{BIAS})} = 12\text{ V}$

PARAMETER			TEST CONDITIONS		MIN	TYP	MAX	UNIT
V <sub>T+(POR)</sub>	POR positive-going threshold	POR positive-going threshold	VIN rising or BIAS rising			1.75		V
V <sub>T-(POR)</sub>	POR negative-going threshold	POR negative-going threshold	VIN falling or BIAS falling			1.7		V
SYNC								
V <sub>T+(SYNC)</sub>	Sync input positive going threshold					1.19		V
V <sub>T-(SYNC)</sub>	Sync input negative going threshold				0.41			V
	Sync activity detection frequency				99			kHz
t <sub>d(Det, Sync)</sub>	Sync activity detection frequency threshold		referred to f <sub>(SYNC)</sub>			3		cycles
	Sync PLL lock time		referred to f <sub>(SYNC)</sub>	until f <sub>(SYNC)</sub> - 5% < f <sub>(sw)</sub> < f <sub>(SYNC)</sub> + 5%		10		cycles
	SYNC high level output voltage drop		EN_SYNC_OUT = 0b1 I <sub>(SYNC)</sub> = 2mA, V <sub>(VCC2)</sub> ≥ 3.5V,	Referenced to V <sub>(VCC2)</sub>		0.4		V
	SYNC low level output voltage					0.3		V
	SYNC output drive strength		EN_SYNC_OUT = 0b1 V <sub>(VCC2)</sub> = 5V	sink	-42	-31	-22	mA
				source	22	34	42	mA
SOFT-START								
I <sub>(SS)</sub>	Soft-start current				9	10	11	uA
	SS pull-down switch R <sub>DS(on)</sub>		V <sub>(SS)</sub> = 1V			21	40	Ω
t <sub>d(DISCH;SS)</sub>	SS Pin discharge time		Time from internal SS discharge until the soft-start current is allowed to charge the capacitor on the pin again		500			μs
t <sub>d(EN_SS)</sub>	SS Pin ramp start delay time		Internal delay until soft-start current starts		2.5		4	μs
V <sub>(SS,clamp)</sub>	Clamp Voltage for SS pin					4.1		V
VOUT TRACKING								
V <sub>T+(DTRK)</sub>	DTRK positive-going threshold		V <sub>(DTRK)</sub> rising			1.19		V
V <sub>T-(DTRK)</sub>	DTRK negative-going threshold		V <sub>(DTRK)</sub> falling		0.41			V
	DTRK activity detection frequency	DTRK activity detection frequency			148			kHz
t <sub>d(DTRK)</sub>	DTRK detection delay time					3		cycles
fc(LPF)	Corner frequency of internal low pass				40			kHz
	V <sub>(REF)</sub> voltage offset error	V <sub>(REF)</sub> voltage offset error	f <sub>(DTRK)</sub> = 500kHz, duty = 50%, V <sub>(REF)</sub> = 1V			±10		mV
PULSE WIDTH MODULATION								
	Switching frequency		R <sub>RT</sub> = 14.20kΩ,		2000	2200	2400	kHz
	Switching frequency		R <sub>RT</sub> = 15.63kΩ,		1845	2000	2255	kHz

## 5.5 Electrical Characteristics (continued)

Typical values correspond to  $T_J = 25^\circ\text{C}$ . Minimum and maximum limits apply over  $T_J = -40^\circ\text{C}$  to  $150^\circ\text{C}$ . Unless otherwise stated,  $V_{(\text{BIAS})} = 12\text{ V}$

PARAMETER			TEST CONDITIONS		MIN	TYP	MAX	UNIT
	Switching frequency		R <sub>RT</sub> = 316kΩ,		90	100	110	kHz
	Minimum controllable on-time		fPWM, R <sub>RT</sub> = 14 kΩ, positive inductor current	Boost Mode	64			ns
Buck Mode				107			ns	
Boost Mode				96			ns	
Buck Mode				97			ns	
	Minimum controllable off-time				0.75			V
	RT regulation voltage				0.75			V
MODE SELECTION								
V <sub>T+(MODE)</sub>	Mode input positive going threshold				1.19			V
V <sub>T-(MODE)</sub>	Mode input negative going threshold				0.41			V
CURRENT SENSE								
V <sub>th+(CSB-CSA)</sub>	Positive peak current limit threshold				45	50	55	mV
V <sub>th-(CSB-CSA)</sub>	Negative peak current limit threshold		T <sub>J</sub> =-40°C to 125°C		-56	-50	-44	mV
AVERAGE CURRENT LIMIT								
g <sub>m(ISET)</sub>	Current sense amplifier transconductance		I2C interface disabled or SEL_ISET_PIN = 0b1; V <sub>(ISNSP)</sub> > 3.3V; EN_NEG_CL_LIMIT = 0	25 mV ≤ ΔV <sub>(ISNS)</sub> ≤ 50 mV	0.9	1	1.1	mS
	Offset voltage		V <sub>ISNS</sub> > 4.8V	T <sub>J</sub> = 25°C	-1.5	0	1.5	mV
			V <sub>ISNS</sub> > 4.8V	T <sub>J</sub> =-40°C to 125°C	-2.5	0	2.5	mV
	Current sense amplifier output current		I2C interface disabled or SEL_ISET_PIN = 0b1; V <sub>(ISNSP)</sub> > 3.3V; EN_NEG_CL_LIMIT = 0	5 mV	2	5	8	μA
				25 mV	21.5	25	28.5	μA
				50 mV	45	50	55	μA
g <sub>m(ILIMCOMP)</sub>	Current sense amplifier transconductance		I2C interface enabled and SEL_ISET_PIN = 0b0 V <sub>ISNS</sub> > 4.8V; N_NEG_CL_LIMIT = 0	ΔV <sub>(ISNS)</sub> = 30mV and 50mV	450	500	550	μS
	Current limit		R <sub>(ISNS)</sub> = 10mΩ±1%; ILIM_THRESHOLD = 0x64		4.75	5	5.25	A
ΔV <sub>(ISNSx)</sub>	Current limit threshold voltage		ILIM_THRESHOLD = 0x14	EN_NEG_CL_LIMIT = 0; T <sub>J</sub> =-10°C to 70°C; ISNSP/N ≥ 5V;	8.6	10	11.4	mV
	Current limit threshold voltage		ILIM_THRESHOLD = 0x3C		28.8	30	31.2	mV
	Current limit threshold voltage		ILIM_THRESHOLD = 0x64		48	50	52	mV
ΔV <sub>(ISNSx)</sub>	Current limit threshold voltage	Current limit threshold voltage	ILIM_THRESHOLD = 0xFF	EN_NEG_CL_LIMIT = 0; T <sub>J</sub> =-10°C to 70°C; ISNSP/N ≥ 5V;	67.2	70	72.8	mV
	Typical current limit threshold voltage programming range				5		70	mV
	Current limit threshold voltage step size		from 5mV to 68.5 mV		0.5			mV
	Minimum voltage to disable ILIM		Referred to VCC2		75			%
V <sub>(SET)</sub>	ISET regulation threshold voltage				0.95	1	1.05	V
ERROR AMPLIFIER								
V <sub>REF</sub>	FB reference Voltage				0.99	1	1.01	V

## 5.5 Electrical Characteristics (continued)

Typical values correspond to  $T_J = 25^\circ\text{C}$ . Minimum and maximum limits apply over  $T_J = -40^\circ\text{C}$  to  $150^\circ\text{C}$ . Unless otherwise stated,  $V_{(\text{BIAS})} = 12\text{ V}$

PARAMETER			TEST CONDITIONS		MIN	TYP	MAX	UNIT
	FB pin leakage current		V <sub>(FB)</sub> = 1V			2	60	nA
	Output voltage accuracy		V <sub>(FB)</sub> = VCC2; SEL_DIV20=0b1		4.75	5	5.25	V
Vo,nom = 5V				19.6	20	20.4	V	
Vo,nom = 20V				47.04	48	48.96	V	
					510	600	690	μS
	COMP sourcing current					95		μA
	COMP sinking current					120		μA
	COMP clamp voltage		V <sub>(FB)</sub> = 990mV		1.2	1.25	1.3	V
	COMP clamp voltage		V <sub>(FB)</sub> = 1.01V		0.225	0.25	0.275	V
V <sub>T+(SEL,iFB)</sub>	Minimum voltage to select internal FB operation		V <sub>(FB)</sub> rising		2.6			V
t <sub>d(uSleep)</sub>	delay time to wake-up from uSleep				7			μs
OVP								
VT+(OVP)	Over-voltage rising threshold		FB rising reference to V <sub>REF</sub>		107	110	113	%
VT-(OVP)	Over-voltage falling threshold		FB falling reference to V <sub>REF</sub>		101	105	109	%
VT+(OVP2)	Over-voltage rising threshold		V <sub>(VOUT)</sub> rising	V_OVP2 = 0b111111	53.5	55	56.5	V
VT+(IVP)	Input Over-voltage rising threshold		V <sub>(VIN)</sub> rising	IVP_VOLTAGE = 0b00101010	9.9	10	10.1	V
	Over-voltage de-glitch time				9	10	12.5	μs
nFLT								
	nFLT pull-down switch R <sub>DSON</sub>		1mA sinking		85	140		Ω
V <sub>T+(PG)</sub>	Under-voltage positive going threshold		FB rising (reference to V <sub>REF</sub> )		92	95	97	%
VT-(PG)	Under-voltage negative going threshold		FB falling (reference to V <sub>REF</sub> )		87	90	93	%
	nFLT off-state leakage		V <sub>(nFLT)</sub> =12V				100	nA
t <sub>d(nFLT-PIN)</sub>	Deglitch filter				20	37	μs	
MOSFET DRIVER								
t <sub>r</sub>	Rise time	LO1, LO2	C <sub>G</sub> = 3.3nF		10			ns
t <sub>r</sub>	Fall time		C <sub>G</sub> = 3.3nF		8			ns
t <sub>f</sub>	Rise time	HO1, HO2	C <sub>G</sub> = 3.3nF		15			ns
t <sub>f</sub>	Fall time		C <sub>G</sub> = 3.3nF		15			ns
t <sub>t</sub>	Transition (Dead) time		C <sub>G</sub> = 3.3nF	R <sub>(RT)</sub> = 316 kΩ (0.1 MHz), SEL_MIN_DEADTIME_GDRV = 0b01, SEL_SCALE_DT = 0b1, EN_CONST_TDEAD = 0b0	42			ns
t <sub>t</sub>	Transition (Dead) time		C <sub>G</sub> = 3.3nF	R <sub>(RT)</sub> = 14.2 kΩ (2.2 MHz), SEL_MIN_DEADTIME_GDRV = 0b01, SEL_SCALE_DT = 0b1, EN_CONST_TDEAD = 0b0	19.5			ns

## 5.5 Electrical Characteristics (continued)

Typical values correspond to  $T_J = 25^\circ\text{C}$ . Minimum and maximum limits apply over  $T_J = -40^\circ\text{C}$  to  $150^\circ\text{C}$ . Unless otherwise stated,  $V_{(\text{BIAS})} = 12\text{ V}$

PARAMETER			TEST CONDITIONS		MIN	TYP	MAX	UNIT
	Gate driver high side on-resistance	LO1, LO2	$I_{(\text{test})} = 500\text{mA}$			1.8		$\Omega$
	Gate driver high side on-resistance	HO1, HO2				1.5		$\Omega$
	Gate driver low side on-resistance	LO1, LO2				0.9		$\Omega$
	Gate driver low side on-resistance	HO1, HO2				0.8		$\Omega$
$V_{\text{TH-}}(\text{BOOT\_UV})$	Negative going boot-strap UVLO threshold		$V(\text{HBx}) - V(\text{SWx})$ falling		2.5	2.7	3.1	V
$V_{\text{TH-}}(\text{BOOT\_UV})$	Boot-strap UVLO hysteresis					300		mV
$V_{\text{TH+}}(\text{BST\_OV})$	Positive going boot-strap over-voltage threshold		$V(\text{HBx}) - V(\text{SWx})$ rising, $I_{\text{HBx}} = 10\text{mA}$		5.1	5.5	5.9	V
$V_{\text{TH}}(\text{GATEOUT})$	Gate driver output switching detection	LO1, LO2	referenced to VCC			37		%
$V_{\text{TH}}(\text{GATEOUT})$	Gate driver output switching detection	HO2, HO2	referenced to $V(\text{HBx}) - V(\text{SWx})$			37		%
<b>THERMAL SHUTDOWN</b>								
$T_{\text{T+J}}$	Thermal shutdown threshold	Thermal shutdown threshold	$T_J$ rising			164		$^\circ\text{C}$
	Thermal shutdown hysteresis	Thermal shutdown hysteresis				15		$^\circ\text{C}$
<b>THERMAL WARNING</b>								
	Thermal warning threshold	$T_J$ rising	THW_THRESHOLD=0b00			140		$^\circ\text{C}$
	Thermal warning typ. programming range				95		140	$^\circ\text{C}$
	Thermal warning accuracy					$\pm 10$		$^\circ\text{C}$
<b>R2D INTERFACE</b>								
	Internal reference resistor				31.77	33	34.23	k $\Omega$

## 5.5 Electrical Characteristics (continued)

Typical values correspond to  $T_J = 25^\circ\text{C}$ . Minimum and maximum limits apply over  $T_J = -40^\circ\text{C}$  to  $150^\circ\text{C}$ . Unless otherwise stated,  $V_{(\text{BIAS})} = 12\text{ V}$

PARAMETER			TEST CONDITIONS		MIN	TYP	MAX	UNIT
R <sub>CFG</sub>	External selection resistor resistance	R2D setting #0				0	0.1	kΩ
		R2D setting #1			0.4956 7	0.511	0.5263 3	kΩ
		R2D setting #2			1.1155	1.15	1.1845	kΩ
		R2D setting #3			1.8139	1.87	1.9261	kΩ
		R2D setting #4			2.6578	2.74	2.8222	kΩ
		R2D setting #5			3.7151	3.83	3.9449	kΩ
		R2D setting #6			4.9567	5.11	5.2633	kΩ
		R2D setting #7			6.2953	6.49	6.6847	kΩ
		R2D setting #8			8.0025	8.25	8.4975	kΩ
		R2D setting #9			10.185	10.5	10.815	kΩ
		R2D setting #10			12.901	13.3	13.699	kΩ
		R2D setting #11			15.714	16.2	16.686	kΩ
		R2D setting #12			19.885	20.5	21.115	kΩ
		R2D setting #13			24.153	24.9	25.647	kΩ
		R2D setting #14			29.197	30.1	31.003	kΩ
		R2D setting #15			35.405	36.5	37.595	kΩ
Protection/Monitoring								
	SCP Hiccup mode on time				0.85	1	1.15	ms
	SCP Hiccup mode off time				20.4	24	27.6	ms
CABLE DROP COMPENSATION								
	VOUT increase for cable drop compensation with external feedback	R <sub>(FB,top)</sub> = 100kΩ; CDC_GAIN=0b01	V <sub>(CDC)</sub> = 0.2V		0.08	0.1	0.12	V
			V <sub>(CDC)</sub> = 1V		0.45	0.5	0.55	V
	VOUT increase for cable drop compensation with internal feedback	CDC_GAIN=0b01	V <sub>(CDC)</sub> = 0.2V		0.075	0.1	0.125	V
			V <sub>(CDC)</sub> = 1V		0.45	0.5	0.55	V
gm <sub>(CDC)</sub>	CDC current sense amplifier transconductance	ΔV <sub>(IMON)</sub> = 50mV and 30mV	V <sub>(ISNSP)</sub> > 3.3V; EN_NEG_CL_LIMIT = 0		450	500	550	μS
	CDC current sense amplifier bandwidth				1			MHz
	Output current CDC	ΔV <sub>(IMON)</sub> = 50mV; EN_NEG_CL_LIMIT = 0			23.3	25.0	26.8	μA
		ΔV <sub>(IMON)</sub> = 25mV; EN_NEG_CL_LIMIT = 0			10.6	12.5	14.4	μA
		ΔV <sub>(IMON)</sub> = 5mV; EN_NEG_CL_LIMIT = 0			0.8	2.5	4.2	μA

## 5.5 Electrical Characteristics (continued)

Typical values correspond to  $T_J = 25^\circ\text{C}$ . Minimum and maximum limits apply over  $T_J = -40^\circ\text{C}$  to  $150^\circ\text{C}$ . Unless otherwise stated,  $V_{(\text{BIAS})} = 12\text{ V}$

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
DRIVE PIN							
	Pull down resistance	SEL_DRV_SUP = 0b00, 0b01, 0b10		1400			Ω
	Pull up resistance	SEL_DRV_SUP = 0b01 or SEL_DRV_SUP = 0b10,		1500			Ω
	Maximum output current	SEL_DRV_SUP = 0b00, 0b01, 0b10	sink	3	9	16	mA
	Maximum output current	SEL_DRV_SUP = 0b01 or SEL_DRV_SUP = 0b10,	source	5	9	14	mA
	Pull down resistance	SEL_DRV_SUP = 0b11		900			Ω
	Pull up resistance			1200			Ω
	Maximum output current		sink	5	9	14	mA
	Maximum output current		source	5	8	13	mA
	Charge pump switching frequency	SEL_DRV_SUP = 0b11		100			kHz
OUTPUT DISCHARGE							
	Output discharge current	VO_DISCH = 0b00		17.5	25	32.5	mA
		VO_DISCH = 0b01		35	50	65	mA
		VO_DISCH = 0b10		52.5	75	97.5	mA
V <sub>TH-(DISCH)</sub>	Discharge done threshold			0.4	0.5	0.6	V
SPREAD SPECTRUM							
	Switching frequency modulation range upper limit			7.8			%
	Switching frequency modulation range lower limit			−7.8			%

## 5.6 Timing Requirements

Over operating junction temperature range and recommended supply voltage range (unless otherwise noted)

			MIN	NOM	MAX	UNIT
<b>OVERALL DEVICE FEATURES</b>						
	Minimum time low EN toggle	time measured from EN toggle from H to L and from L to H	22			$\mu\text{s}$
<b>I<sup>2</sup>C INTERFACE</b>						
$f_{\text{SCL}}$	SCL clock frequency	Standard mode	0		100	kHz
		Fast mode	0		400	
		Fast mode plus <sup>(1)</sup>	0		1000	
$t_{\text{LOW}}$	LOW period of the SCL clock	Standard mode	4.7			$\mu\text{s}$
		Fast mode	1.3			
		Fast mode plus <sup>(1)</sup>	0.5			
$t_{\text{HIGH}}$	HIGH period of the SCL clock	Standard mode	4.0			$\mu\text{s}$
		Fast mode	0.6			
		Fast mode plus <sup>(1)</sup>	0.26			
$t_{\text{BUF}}$	Bus free time between a STOP and a START condition	Standard mode	4.7			$\mu\text{s}$
		Fast mode	1.3			
		Fast mode plus <sup>(1)</sup>	0.5			

## 5.6 Timing Requirements (continued)

Over operating junction temperature range and recommended supply voltage range (unless otherwise noted)


			MIN	NOM	MAX	UNIT
$t_{\text{SU:STA}}$	Set-up time for a repeated START condition	Standard mode	4.7			$\mu\text{s}$
		Fast mode	0.6			
		Fast mode plus <sup>(1)</sup>	0.26			
$t_{\text{HD:STA}}$	Hold time (repeated) START condition	Standard mode	4.0			$\mu\text{s}$
		Fast mode	0.6			
		Fast mode plus <sup>(1)</sup>	0.26			
$t_{\text{HD:DAT}}$	Data hold time	Standard mode	0			$\mu\text{s}$
		Fast mode	0			
		Fast mode plus <sup>(1)</sup>	0			
$t_r$	Rise time of both SDA and SCL signals	Standard mode			1000	ns
		Fast mode	20		300	
		Fast mode plus <sup>(1)</sup>			20	
$t_f$	Fall time of both SDA and SCL signals	Standard mode			300	ns
		Fast mode	$20 \times V_{\text{DD}} / 5.5$		300	
		Fast mode plus <sup>(1)</sup>	$20 \times V_{\text{DD}} / 5.5$		120	
$t_{\text{SU:STO}}$	Set-up time for STOP condition	Standard mode	4.0			$\mu\text{s}$
		Fast mode	0.6			
		Fast mode plus <sup>(1)</sup>	0.26			
$t_{\text{VD:DAT}}$	Data valid time	Standard mode			3.45	$\mu\text{s}$
		Fast mode			0.9	
		Fast mode plus <sup>(1)</sup>			0.45	
$t_{\text{VD:ACK}}$	Data valid acknowledge time	Standard mode			3.45	$\mu\text{s}$
		Fast mode			0.9	
		Fast mode plus <sup>(1)</sup>			0.45	
$C_b$	Capacitive load for each bus line	Standard mode			400	pF
		Fast mode			400	

(1) Fast mode plus is supported but not fully compliant with I<sup>2</sup>C standard




## 5.7 Typical Characteristics


The following conditions apply (unless otherwise noted):  $T_J = 25^\circ\text{C}$ ;  $V_{VCC2} = 5\text{V}$




**Figure 5-1. Switching Frequency Versus RT Resistance**




**Figure 5-2. Switching Frequency versus Temperature**  
 $R_{(RT)} = 75\text{k}\Omega$




**Figure 5-3. FB Pin Reference Voltage versus Temperature**



**Figure 5-4. FB Pin Reference Voltage versus VO Register DAC-Code**




**Figure 5-5. Shutdown Current into VIN versus Pin Voltage**  
 $V_{EN/UVLO} = 0\text{V}$ ,  $V_{(VIN)} = 12\text{V}$ ,  $V_{(BIAS)} = 0\text{V}$




**Figure 5-6. Shutdown Current into VIN versus Temperature**  
 $V_{EN/UVLO} = 0\text{V}$ ,  $V_{(VIN)} = 12\text{V}$ ,  $V_{(BIAS)} = 0\text{V}$

## 5.7 Typical Characteristics (continued)


The following conditions apply (unless otherwise noted):  $T_J = 25^\circ\text{C}$ ;  $V_{(VCC2)} = 5\text{V}$




**Figure 5-7. Shutdown Current into BIAS versus Temperature**  
 $V_{EN/UVLO} = 0\text{V}$ ,  $V_{(VIN)} = 3.5\text{V}$ ,  $V_{(BIAS)} = 12\text{V}$




**Figure 5-8. Quiescent Current into BIAS versus BIAS pin voltage**  
 $V_{(VIN)} = 3.5\text{V}$




**Figure 5-9. Quiescent Current into BIAS versus BIAS pin voltage**  
 $V_{(BIAS)} = 12\text{V}$ ,  $V_{(VIN)} = 3.5\text{V}$



**Figure 5-10. Standby Current into BIAS versus Temperature**  
 $V_{(VIN)} = 3.5\text{V}$ ,  $V_{(BIAS)} = 12\text{V}$




**Figure 5-11. VCC2 LDO Output voltage versus VCC2 Load Current**  
 $V_{(VIN)} = 12\text{V}$ ,  $V_{(BIAS)} = 0\text{V}$




**Figure 5-12. VCC2 LDO Output voltage versus VCC2 Load Current**  
 $V_{(VIN)} = 3.5\text{V}$ ,  $V_{(BIAS)} = 12\text{V}$

## 5.7 Typical Characteristics (continued)


The following conditions apply (unless otherwise noted):  $T_J = 25^\circ\text{C}$ ;  $V_{(VCC2)} = 5\text{V}$




**Figure 5-13. VCC2 LDO Output voltage versus VIN Voltage**  
 $V_{(BIAS)} = 0\text{V}$




**Figure 5-14. VCC2 LDO Output voltage versus BIAS Voltage**  
 $V_{(VIN)} = 2.5\text{V}$




**Figure 5-15. Soft-Start current versus Temperature**



**Figure 5-16. EN/UVLO Threshold versus Temperature**




**Figure 5-17. Hysteresis Current on EN/UVLO versus Temperature**




**Figure 5-18. Buck Minimum Off-time versus Switching Frequency**

## 5.7 Typical Characteristics (continued)


The following conditions apply (unless otherwise noted):  $T_J = 25^\circ\text{C}$ ;  $V_{(VCC2)} = 5\text{V}$




**Figure 5-19. Buck Minimum On-time versus Switching Frequency**




**Figure 5-20. Boost Minimum Off-time versus Switching Frequency**




**Figure 5-21. Boost Minimum On-time versus Switching Frequency**



**Figure 5-22. Buck Minimum Duty -cycle for PSM Operation versus Switching Frequency (SYNC\_OUT = Enabled)**




**Figure 5-23. Gate Driver Transition (Dead) Time versus Switching Frequency**  
SEL\_MIN\_DEADTIME\_GDRV = 0b01, SEL\_SCALE\_DT = 0b0,  
EN\_CONST\_TDEAD = 0b0




**Figure 5-24. Gate Driver Transition (Dead) Time versus Switching Frequency**  
 $f_{(sw)} = 100\text{kHz}$ , SEL\_MIN\_DEADTIME\_GDRV = 0b01,  
EN\_CONST\_TDEAD = 0b0, Turn Low-Side off, Turn High-Side on

## 5.7 Typical Characteristics (continued)


The following conditions apply (unless otherwise noted):  $T_J = 25^\circ\text{C}$ ;  $V_{(VCC2)} = 5\text{V}$




**Figure 5-25. Peak Current Limit Threshold Voltage Versus Temperature**




**Figure 5-26. CSA Input Current versus Temperature**




**Figure 5-27. CSB Input Current versus Temperature**



**Figure 5-28. Average Current Limit Threshold Voltage Versus Temperature**  
**ILIM\_THRESHOLD = 0x64**



**Figure 5-29. Average Current Limit Threshold Voltage Versus Temperature**  
**ILIM\_THRESHOLD = 0x3C**



**Figure 5-30. Average Current Limit Threshold Voltage Versus Temperature**  
**ILIM\_THRESHOLD = 0x14**

## 6 Parameter Measurement Information

### Gate Driver Rise Time and Fall Time




Figure 6-1. Timing Diagram Gate Driver  $t_r$ ,  $t_f$

### Gate Driver Dead (Transition) - Time




Figure 6-2. Timing Diagram Gate Driver  $t_d$

## 7 Detailed Description


### 7.1 Overview

The LM51772-Q1 is a four switch Buck-Boost controller. The device provides a regulated output voltage if the input voltage is higher, equal or lower as the adjusted output voltage. In power-save mode the device supports a high efficiency over the full range of the output load.

The LM51772-Q1 runs at a fixed switching frequency (in fPWM), which is set via the RT and SYNC pin. The switching frequency remains constant during buck, boost and buck-boost operation. The device maintains small mode transition ripple over all operating modes.

programming the output voltage and device configurations dynamically using the integrated I2C interface is possible. The integrated and optional high side current sensor features an accurate and output current limitation. The average current limit of the LM51772-Q1 is also configurable through the I2C interface.

## 7.2 Functional Block Diagram



**Figure 7-1. LM51772-Q1 Functional Block Diagram**



## 7.3 Feature Description

### 7.3.1 Buck-Boost Control Scheme


The LM51772-Q1 buck-boost control algorithm enables a seamless transition between the different operating modes, fixed frequency operation, and power stage protection features. The internal state machine controls the current flow using three active switching states:

State I: Transistors Q1 and Q3 are conducting. Q2 and Q4 are not conducting (boost mode magnetization state).

State II: Transistors Q1 and Q4 are conducting. Q2 and Q3 are not conducting (boost demagnetization or buck magnetization state).

State III: Transistors Q2 and Q4 are conducting. Q1 and Q3 are not conducting (buck demagnetization state).


Switch	State I	State II	State III
Q1	ON	ON	OFF
Q2	OFF	OFF	ON
Q3	ON	OFF	OFF
Q4	OFF	ON	ON



**Figure 7-2. Buck-Boost Active Switching States**

#### 7.3.1.1 Buck Mode


In buck mode operation, the converter starts a buck magnetization cycle (state II) with the internal clock signal. When the inductor reaches the peak current, the converter proceeds to the buck demagnetization (state III). With the next clock signal, the converter changes back to a buck magnetization cycle and starts a new switching cycle with sampling the peak current. As long as the duty cycle does not reach the minimum off-time, the current control remains in buck operating mode.



**Figure 7-3. Inductor Current in Continuous Current Buck Operation**

### 7.3.1.2 Boost Mode


In boost mode operation, the converter starts a boost magnetization cycle (switching state I) with the internal clock signal. After the converter samples the inductor current, the device transitions to switching state II, which is the boost demagnetization state. The maximum duty cycle in boost mode is limited by the minimum boost on-time and the selected switching frequency.



**Figure 7-4. Inductor Current in Continuous Current Boost Operation**

### 7.3.1.3 Buck-Boost Mode

As soon as the on time in boost mode operation is lower than the minimum on-time or the off-time in buck mode is lower than the minimum off-time, the control transits into the buck-boost operation. In the continuous current buck-boost mode, the control adds a boost magnetization (state I) switching cycle before the peak current is reached. Therefore, buck-boost operation mode always consists of all three switching cycles state I, state II, and state III. The peak current detection in this mode happens at the end of switching state I.



**Figure 7-5. Inductor Current in Continuous Buck-Boost Operation**

### 7.3.2 Power Save Mode


With the MODE pin low, power save mode (PSM) is active. In this operating mode, the switching activity is reduced and efficiency is maximized. If the mode pin is high, power save mode is disabled. The converter then operates in continuous conduction mode (CCM) or forced PWM mode (fPWM).

In PFM boost, buck or in buck-boost mode, the converter is operating down to the minimum defined peak current. If this minimum current (PSM entry threshold) is reached the PWM changes the operation to single pulse. The single pulse operation consists all three states (I, II, III). The duty cycles in single pulse operation are timer based and adopt to the different VIN and VOUT sense voltages. To get a small output voltage ripple the converter modulation scheme uses one or multiple single pulses for the switching activity below the PSM entry threshold.


If the inductor current (load current) further decreases, the frequency of the single pulses are reduced to approximately one quarter of the selected switching frequency. With a further decrease of the inductor (load current) the output voltage increases, as the energy consumed by the load is less than what the converter generates during switching. If the  $V_O$  increase the voltage regulation loop detects the increase and turns the device into a pause or if enabled a TI proprietary sleep mode ( $\mu$ Sleep).

In  $\mu$ Sleep mode, both low sides are turned on to provide the high-side gate supply for HB1 and HB2 are charged. Other internal circuits are partially turned off to reduce the current consumption of the converter to a

minimum possible. In case the output voltage reaches the nominal output voltage set point, the switching activity starts again after a short wake-up time.



**Figure 7-6. Timing Diagram for the Power Save Mode (μSleep Disabled)**



**Figure 7-7. Timing Diagram for the Power Save Mode (μSleep Enabled)**

The PSM - ACM (automated conduction mode) is a high output current power save mode for the 4 switch buck-boost operation. In the buck-boost operation area with loads higher than the PSM entry threshold, switching pulses are skipped and the control enters ACM. Here the device regulation maintains in State II and conducts the input to the output of the power stage. When necessary, the control initiates switching activities with a minimum time of state I or state III to maintain the inductor current as required by the voltage regulation loop. Hence the output voltage is still fully regulated and the device maintains all protection features like the OCP.





Figure 7-8. Functional State Diagram for the PSM With Default Register Settings

The LM51772-Q1 features an adaptive power save mode threshold (see [Figure 7-9](#)). The internal algorithm derives  $I_{VT(PSM)}$  from:

- The applied input voltage sense on VIN pin
- The output voltage derived from the VOUT pin
- The selected or programmed slope compensation factor ( $m_{sc}$ ) via the ADDR/SLOPE pin (ADDR/Slope Pin (R2D-CH1) Configuration Overview) or SEL\_SLOPE\_COMP register in [Table 8-17](#).
- The selected inductor de-rating factor on the CFG3-pin. The INC\_INDUCTOR\_DERATING (CFG3 Pin (R2D-CH3) Configuration Overview) increases the default setting by 1LSB. Or the programmed via I<sup>2</sup>C by the Register SEL\_INDUCT\_DERATE setting in [Table 8-17](#).

It is recommend to select the inductor de-rating based on the inductor manufacturer data sheet at the maximum current the power stage( $R_{CS}$ ) of the LM51772-Q1 is designed for.



**Figure 7-9. Generic Graph of PSM Entry Threshold And Ripple Current Versus Input Voltage**


### 7.3.3 Programmable Conduction Mode PCM

The device also features a power save technique for high current applications. The main drawback of in most of the fixed frequency buck-boost operations are the power losses of the 4 active switches during the buck-boost mode. The Programmable Conduction Mode (PCM) is forcing the converter PWM logic to stop the switching operation in a programmable input voltage window. This function is available after the soft-start of the converter stage finishes. If the input voltage is inside the PCM window the output voltage approximately equals the input voltage as both high side FETs (Q1, Q4) are connecting the input to the output via the external power stage. Outside the programmed  $V_I$  window the selected thresholds are representing the nominal regulation targets of the converter.

The FETs supply are maintained by the integrated charge pump circuit of the device. During the PCM the current limit for the peak current protection is fully operational and the user benefits from a cycle-by-cycle current limit. The SCP hiccup protection can be used to overcome excessive thermal heating during a short like in the normal operation.

The integrated charge pump operates down to the min. recommended PCM voltage. Do not program the PCM threshold below this value.

For low output currents and load profiles that have light load conditions the MODE pin can be used to further reduce the power consumption during the PCM is active. If the MODE pin is low the PCM deactivates the internal bias circuits to reduce the power consumption by monitoring the low inductor current.






**Figure 7-10. Output Voltage vs Input Voltage**

If you using the I2C interface of the device the upper threshold is set by the VOUT\_TARGET1 logical register. The lower threshold is given by the hysteresis referenced to the  $V_o$  target and the selected hysteresis value set by the PCM\_WINDOW\_LOW register field.

If the thresholds are set by the external feedback divider the upper threshold of the PSM voltage window given by the FB-PIN and is equal to the nominal output voltage if the PCM is disabled. The lower threshold is programmed by default setting of the PCM\_WINDOW\_LOW register field and can be enabled/disabled via the CFG-PIN (PCM\_EN). In case of using the ext. FB and R2D the VIN-FB-pin need to be connected to the input voltage using the same divider ratio as the divider placed for  $V_o$  and connected to the FB-pin.

The OVP1 and power good thresholds of the protection features are fully functional if PCM is enabled and the input voltage outside the programmed window i.e. the convert regulates active to one of the two thresholds.



**Figure 7-12. VSMART Supply Scenario 1****Figure 7-13. VSMART Supply Scenario 2**

To achieve a minimum of power losses over the LDO the VSMART logic decides which voltage is the closest one to the target supply  $V_{T(VCC2,SUP)}$ . When the FORCE\_BIAS bit is set to 0b1, the device does not directly select the highest voltage between the two supply pins BIAS and VIN. The [Table 7-1](#) gives an overview for the selection conditions:

**Table 7-1. VSMART Selection Truth Table**

$V_{(BIAS)}$	$V_{(VIN)}$	VSMART supply
X	$> V_{T+(VCC2,SUP)} \ \&\& \ < V_{(BIAS)}$	VIN-PIN
$> V_{T+(VCC2,SUP)} \ \&\& \ < V_{(VIN)}$	X	BIAS-PIN
$< V_{T-(VCC2,SUP)}$	X	VIN-PIN
X	$< V_{T-(VCC2,SUP)}$	BIAS-PIN
$> V_{T+(VCC2,SUP)} \ \&\& \ > V_{(VIN)}$	$> V_{T+(VCC2,SUP)}$	VIN-PIN
$> V_{T+(VCC2,SUP)}$	$> V_{T+(VCC2,SUP)} \ \&\& \ > V_{(BIAS)}$	BIAS-PIN


If the FORCE\_BIAS bit is set, the bit lowers and prioritizes the switchover threshold for the BIAS pin. Intention is to support an external supply of nominal 5V for the VCC2 but still be able to start-up with the VIN supply if the sequencing if the external supply does not meet the start-up timing. The selection of the VCC2 supply follows this behavior:

- If the BIAS voltages is below the  $V_{T+(Force,BIAS)}$ , then the VIN gets selected.
- If the BIAS voltage is above  $V_{T+(Force,BIAS)}$ , then the BIAS gets selected regardless of VIN being above the  $V_{T+(VCC2,SUP)}$



### 7.3.6 Enable and Undervoltage Lockout

The LM51772-Q1 has a dual function enable and undervoltage lockout (UVLO) pin. Furthermore, the device features an internal UVLO function (VDET) which can be programmed through I2C interface. Figure 7-14 shows the UVLO block diagram.



**Figure 7-14. Functional Block Diagram UVLO and VDET**

#### 7.3.6.1 UVLO

With this function the device detects an low input voltage condition for the power stage to avoid a brown out condition. The detection threshold as well as the required hysteresis is adjustable with the external voltage divider on the EN/UVLO - pin.

The UVLO features an internal delay time ( $t_{d(UVLO)}$ ) for the shutdown to avoid any undesired converter shutdown due to input noise on the UVLO detection pin. If the voltage on the EN/UVLO - pin is below the  $V_{T-(UVLO)}$  threshold for the delay time  $t_{d(UVLO)}$ , the device logic immediately stops the converter operation

If the EN/UVLO-pin voltage is below the  $V_{T+(EN)}$  threshold the internal current source for the UVLO hysteresis is active. If the EN/UVLO-pin voltage is above the  $V_{T+(UVLO)}$  threshold the internal current source for the UVLO hysteresis is off.

#### 7.3.6.2 VDET Comparator

The VDET features an internal UVLO for the device. The comparator output goes directly to the digital main logic to enable/disable the converter operation.

The rising and falling threshold can be programmed via the VDET\_RISE, VDET\_FALL register field. The VDET\_EN register field enables or disables the function.


For seamless functionality is recommended to change the programmable VDET parameters in the CONV\_OFF state.

If the programming for the VDET thresholds changes, make sure to disable the block using the EN\_VDET register field first. Change the threshold registers and activated the VDET block again by setting EN\_VDET to 0b1

### 7.3.7 Internal VCC Regulators


#### 7.3.7.1 VCC1 Regulator

The LM51772-Q1 features a VCC1 regulator which provides an LDO output for auxiliary use in the system. VCC1 gets directly supplied by VIN pin. In most applications the output is used to supply the I2C controller device which sends data to the LM51772-Q1. See the application below.



**Figure 7-15. Simplified Schematic**

The VCC1 starts up when the device enters the standby mode to allow the power sequence of the system to be met. See a typical power up sequence below.



**Figure 7-16. Timing Diagram VCC Regulator**

The VCC1 regulator provides high DC accuracy at light load condition to support a use as a reference voltage for external circuits for example a comparator or operational amplifier.

The VCC1 is enabled/disabled via R2D or the I<sup>2</sup>C interface. Therefore the start-up of VCC1 is gated by the R2D readout.

#### 7.3.7.2 VCC2 Regulator

The VCC2 regulator is the supply for the integrated gate driver. The LDO starts in low-current, pre-bias mode, once the voltage on the nRST-Pin is higher than the rising threshold. If the EN/UVLO pin is higher than the rising threshold the VCC2 is fully active and provides the target performance specified by the electrical characteristics parameters.

Do not connect an external load to the VCC2-PIN


### 7.3.8 Error Amplifier and Control

#### 7.3.8.1 Output Voltage Regulation

The device features an internal error amplifier (EA) to regulate the output voltage. The output voltage gets sensed on the FB-pin. The reference for the EA is supplied via the soft-start and  $V_O$  tracking pins. The COMP-pin is the output of the gm-stage and gets connected to the external compensation network.

Due to the selected implementation of the error amplifier, the voltage on the LM51772-Q1 COMP pin, is in steady-state, accurately reflecting the nominal peak-current value of the inductor.

The Figure 7-17 shows the control V/I-characteristics of the error amplifier in fPWM mode. Use the below image as guidance for applicative designs that require an external control of the inner peak current loop regulation.



**Figure 7-17. Control Function for the Peak Current Sense Voltage Versus  $V_{COMP}$**

#### 7.3.8.2 Output Voltage Feedback

For applications with external feedback divider use a resistive divider network from the output capacitance to the FB-pin. Use the following equation to calculate the resistor values.

$$R_{FB,top} = (V_{(VOUT)} - V_{(REF)}) \times R_{FB,bot} \quad (1)$$

To maintain fixed voltage and interface programmable voltage the device contains an internal voltage divider. In this case the FB is not used for sensing the output voltage for the loop regulation. Instead the VOUT-pin is used to sense the output voltage on the power stage.

The selection between internal and external feedback divider is done through the FB pin. If the voltage on the FB-pin is higher than  $V_{T+(SEL,iFB)}$ , before the soft-start is initiated, the device operates with the internal feedback. The selection of internal and external FB cannot be done dynamically and the pin information gets latched until the next EN or  $V_{(POR)}$  power cycle. A simple method of selecting the internal feedback divider is to connect the divider to VCC2.

The ratio of the internal feedback divider can be changed with the SEL\_DIV20 bit (see MFR\_SPECIFIC\_D8 Register Field Descriptions).

Rewriting VOUT\_A after changing SEL\_DIV20 bit is recommended.

Below an overview of the possible  $V_O$  setting according the VOUT\_A and SEL\_DIV20

**Table 7-2. SEL\_DIV 20 = 0b0**

Parameter	Value
Output voltage min.	1.0V
Output voltage max.	24V
Output voltage programming step size typ.	10mV

Use the following equation to calculate the nominal output voltage:

$$V_{(O,NOM)} = [[VOUT\_TARGET1\_MSB[3:0]][VOUT\_TARGET1\_LSB[7:0]]] \cdot 10\text{ mV} \quad (2)$$

**Table 7-3. SEL\_DIV 20 = 0b1**


Parameter	Value
Output voltage min.	3.3V
Output voltage max	48V
Output voltage programming step size typ.	20mV

The read-out register value of the 'VOUT\_A' control register is clamped for the lower and for the upper limit of the register range.

- The reg. readout value is clamped to the lowest clamp voltage (for example 3.3V if SEL\_FB\_DIV20 = 0b1) if a register value below the value of clamp voltage (for example 3.3V) has been written in before.
- The reg. readout value is clamped to the highest clamp voltage (for example 48V if SEL\_FB\_DIV20 = 0b1) if a register value above the highest value of clamp voltage (for example 48V) has been written in before.

Use the following equation to calculate the nominal output voltage:

$$V_{(O,NOM)} = [[VOUT\_TARGET1\_MSB[3:0]][VOUT\_TARGET1\_LSB[7:0]]] \cdot 20\text{ mV} \quad (3)$$



**Figure 7-18. EA Functions Block Diagram**

### 7.3.8.3 Voltage Regulation Loop

The LM51772-Q1 features an internal error amplifier (EA) to regulate the output voltage. The output voltage gets sensed on the FB pin through external resistors, which determine the target or nominal output voltage. The reference for the EA builds the soft-start and analog output voltage tracking pin (SS/ATRK). The COMP pin is the output of the internal gm-stage and gets connected to the external compensation network. The voltage over the compensation network is the nominal value for the inner peak current control loop of the device.

Use the following equations to calculate the external components:

#### External Feedback:

$$R_{(COMP)} = \frac{2\pi \times f_{(BW)}}{gm_{(ea)}} \times \frac{R_{(FB,bot)} + R_{(FB,top)}}{R_{(FB,bot)}} \times \frac{10 \times R_{(CS)} \times C_O}{1 - D_{max}} \quad (4)$$

#### Internal Feedback:

$$R_{(COMP)} = \frac{2\pi \times f_{(BW)}}{gm_{(ea)}} \times 20 \times \frac{10 \times R_{(SNS1)} \times C_O}{1 - D_{max}} \quad (5)$$

#### Common for Internal and External Feedback:

$$C_{(COMP)} = \frac{1}{2\pi \times f_{(CZ)} \times R_{(COMP)}} \quad (6)$$

$$C_{(PCOMP)} = \frac{1}{2\pi \times 10 \times f_{(BW)} \times R_{(COMP)}} \quad (7)$$

For most applications, TI recommends the following guidelines for bandwidth selection of the compensation.

The hard limit of the bandwidth ( $f_{(BW)}$ ) is the right half plane zero of the boost operation:

$$f_{RHPZ} = \frac{1}{2\pi} \times \frac{V_{(VOUT)} \times (1 - D_{max})^2}{I_{o,max} \times L} \quad (8)$$

The maximum recommended bandwidth must be within the following boundaries:

$$f_{(BW)} < \frac{1}{3} \times f_{RHPZ} \quad (9)$$

$$f_{(BW)} < \frac{1}{10} \times (1 - D_{max}) \times f_{(SW)} \quad (10)$$

The compensation zero ( $f_{CZ}$ ) must be placed in relation to the dominating pole of the boost.

$$f_{CZ} = 1.5 \times f_{pole,boost} \quad (11)$$

$$f_{pole,boost} = \frac{1}{2\pi} \times \frac{2 \times I_{o,max}}{V_{(VOUT)} \times C_o} \quad (12)$$

### 7.3.8.4 Dynamic Voltage Scaling

The device features a dynamic voltage scaling (DVS), in case the output voltage register gets programmed during the converter is in operation. The DVS feature avoids excessive current and voltage spike as the control loop bandwidth is set by external components. If the output voltage target gets programmed in the converter off state converter soft-start ramps  $V_O$  to the newly programmed target voltage.

Once the VOUT\_A field of the register is changed the reference voltage slowly changes over to the new target value. The rising and falling slew rate do not exceed the defined  $\Delta V_{O(DVS)}$  within the time  $t_{d(DVS)}$ . The slope time is programmable via NVM setting.

If the converter operates in PSM, negative inductor current blocked by the converter. The device features a passive and a active DVS configuration, selectable using NVM setting. If passive DVS is selected the  $V_O$  slope of the system does not follow the defined DVS slew rates as the output capacitor is only discharged passively using the output load. If active DVS is selected the internal output discharge is active during the negative ramp of the DVS. The maximum discharge current is used for the active DVS setting, independently of the register selection of the discharge strength. The output capacitor voltage can follow the reference as long as the capacitor is selected to match the maximum discharge current for the selected DVS ramp speed.

### 7.3.9 Output Voltage Discharge

The LM51772-Q1 features a internal output discharge circuit.

The discharge strength can be configured with the register DISCHARGE\_STRENGTH (see Table 8-12) to achieve different slew rates of the output voltage while discharging. The sequence can be configured with the registers DISCHARGE\_CONFIG0 and DISCHARGE\_CONFIG1 in Table 8-12.

The register FORCE\_DISCH in Table 8-9 forces the discharge circuit to be enabled or disabled and overwrites the sequence settings.




Figure 7-19. Functional Block Diagram Output Discharge

### 7.3.10 Peak Current Sensor

The integrated peak current sensor enables a low inductive sensing. The sensor is located in series with the main inductor and also monitors the peak inductor current under all operation modes (boost, buck-boost and buck) as well as for both current directions, that is, the bi-directional operation.

As the integrated sensor supports high bandwidth signals a differential mode filter adopted to the selected operating point is recommended for best performance. For most applications we recommend a resistor value for  $R_{(DIFF1/2)}$  of 10Ω. Use the equation below to determine the filter capacitor:

$$C_{(DIFF)} = \frac{t_{on,min}}{2\pi \cdot (R_{(DIFF1)} + R_{(DIFF2)}) \cdot 10} \quad (13)$$

Set the differential filter to a 10th of the minimum on-time of Buck or Boost mode.

Current sense resistors consist a parasitic inductance based on geometry and the selected component vendors design. If the desired application requires high currents, reduce the impact of the external component parasitic by placing multiple sense resistors in parallel.




Figure 7-20. Simplified Schematic of the Peak Current Sensor

### 7.3.11 Short Circuit - Hiccup Protection

The LM51772-Q1 features a short circuit protection or over current protection. This protection uses cycle-by-cycle peak current sensor connected to the CSA and CSB-pin. There are two modes for this protection. In hiccup mode, the controller stops the converter operation after detecting cycle-by-cycle peak current longer as the hiccup mode on-time. The converter logic initiates a discharge of the soft-start capacitor and the output stays off until the hiccup mode off-time elapses. Afterward the logic exits the hiccup mode and re-start the output with a normal soft-start sequence where the soft-start capacitor is charged with the internal current source. If the short or overload condition persist the hiccup timer starts again after the soft-ramp finishes. If hiccup mode protection is not enabled, the device operates in cycle-by-cycle current limiting as long as the overload condition persists. The peak inductor current limit in steady state is calculated as shown in [Equation 14](#)

$$I_{L(PEAK, ILIMIT)} = \frac{50mV}{R_{CS}} \quad (14)$$

### 7.3.12 Current Monitor/Limiter

### 7.3.12.1 Overview


The device features two high voltage current sensors. The first one maintains the peak current sensing between the CSA and CSB pins. The second current sensor inputs are connected to the ISNSP and ISNSN pins. This optional current sensing provides the capability to monitor (CDC-pin) and limit (ILIMCOMP-pin) either the input or the output current of the DC/DC converter.

If the optional current sense amplifier is not used, connect the ILIMCOMP pin to VCC2 to all current limiting/monitoring functions off. The configuration gets latched at start-up of the converter. Do not do this dynamically during the operation of the device. If the current monitoring/limit block is not used for the target application and therefore disabled, do this before the device gets enabled through EN, EN\_CONV or a power cycle.

Directly connect the ILIMCOMP to VCC2 or with a pullup resistor  $< 50k\Omega$ .

Use the CFG pins or register table to select the following desired operation modes:

1. If the current sense amplifier operates in monitor configuration with IMON\_LIMITER\_EN is set to 0b0 by I2C interface or R2D selection. Both CDC and ILIMCOMP pins provide a current proportional to the differential sense voltage.
2. The current monitor block limiter operation is activated via MON\_LIMITER\_EN bit or the corresponding R2D setting for this signal.
3. The negative current limit direction is selected by the EN\_NEG\_CL\_LIMIT bit or through the R2D selection for this signal.
4. If ADDR/Slope (CFG1) selects a I2C address (pin to VCC2 or GND) the main logic activates the I2C interface and the internal DAC as default reference for the current limit threshold. The value for the DAC is set by the ILIM\_THRESHOLD register. To use the resistor setting of the current limit disable the internal DAC via the register setting through the I2C interface.



**Figure 7-21. Current Monitor Functional Block Diagram**



### 7.3.12.2 Output Current Limitation

In this configuration the current sense has an internal feedback to the peak current limit of the device. The ILIM circuit regulates the ILIMCOMP voltage to  $V_{(ISET)}$ , and overrides the voltage loop regulation.

The peak inductor current is reduced as long as the differential voltage between ISNSP and ISNSN exceeds the internal offset voltage of the ILIM circuit. The ILIM threshold can be set via the register programming or via the an ISET resistor in the ILIMCOMP pin.

If the current limit threshold is selected by a resistor the regulation overwrites the voltage loop once  $V_{(ISET)}$  is increasing to the threshold voltage (typ. 1V). The threshold voltage for ISET can be calculated with:

$$V_{(ISET)} = (V_{(ISNSP)} - V_{(ISNSN)}) \cdot g_{m(ISET)} \cdot R_{(ISET)} \quad (15)$$

Hence the resistor value to select the current limit threshold voltage calculates with:

$$R_{(ISET)} = \frac{V_{(ISET)}}{(V_{(ISNSP)} - V_{(ISNSN)}) \cdot g_{m(ISET)}} \quad (16)$$

For high frequency noise suppression a capacitor based on the following equation must be placed in parallel to  $R_{(ISET)}$

$$C_{(ISET)} = \frac{1}{\pi \cdot f_{(SW)} \cdot R_{(ISET)}} \quad (17)$$

If the threshold for the current limit is programmed by the internal DAC. The bandwidth of the current limit control loop is optimized for different loads with a resistor and capacitor network on the ILIMCOMP pin. For resistive loads a simple integrator compensation is selected according the following equations:

$$C_{O2} = \frac{5}{2 \cdot \pi \cdot f_{bw} \cdot R_{(LOAD)}} \quad (18)$$

Where  $C_{O2}$  is the capacitance after the average current sense resistor  $R_{(SNS)}$

$f_{bw}$  is the bandwidth of the voltage loop compensation (see [Voltage Regulation Loop](#))

$$C_{O1} = C_O - C_{O2} \quad (19)$$


Where  $C_O$  is the total output capacitance determined by the voltage loop calculation and the applications voltage ripple requirement.

Where  $C_{O1}$  is the capacitance before the average current sense resistor  $R_{(SNS)}$

$$f_p = \frac{1}{2 \cdot \pi \cdot R_{(SNS)} \cdot C_{O2}} \quad (20)$$

$$f_{bwilim} = f_p \cdot 10^{-0.25} \quad (21)$$

$$C_{(ILIMCOMP)} = \frac{g_{m(ILIMCOMP)}}{2\pi \cdot f_{bwilim}} \quad (22)$$



**Figure 7-22. Simplified Schematic current limit components with resistive load**

For an electronic load (CC-mode CR-mode) a type II compensation network is necessary in most cases. To adopt to the internal regulation loop and bandwidth of the used electronic load. Please refer to the [Quick Start Calculator Tool](#) for more detailed optimization.

If the current limit threshold is selected by a resistor instead of the internal DAC the regulation overwrites the voltage loop once  $V_{(ISET)}$  is increasing to the threshold voltage (typ. 1V). The threshold voltage for ISET can be calculated with:

$$V_{(ISET)} = (V_{(ISNSP)} - V_{(ISNSN)}) \cdot gm_{(ISET)} \cdot R_{(ISET)} \quad (23)$$

Hence the resistor value to select the current limit threshold voltage calculates with:

$$R_{(ISET)} = \frac{V_{(ISET)}}{(V_{(ISNSP)} - V_{(ISNSN)}) \cdot gm_{(ISET)}} \quad (24)$$

For high frequency noise suppression a capacitor based on the following equation must be placed in parallel to  $R_{(ISET)}$

$$C_{(ISET)} = \frac{1}{\pi \cdot f_{(SW)} \cdot R_{(ISET)}} \quad (25)$$

The read-out register value of the "ILIM\_THRESHOLD" control register is clamped for the lower and for the upper limit of the register range.

- The reg. readout value is clamped to the lowest clamp current (for example 500mA) if a register value below the value of clamp current been written in before.
- The reg. readout value is clamped to the highest clamp current if a register value above the highest value of clamp current has been written in before.

### 7.3.12.3 Output Current Monitor

The current through the sense resistor is monitored though the CDC pin simultaneously and has no impact to a configured current limit via the ILIMCOMP pin. If the limiter is disabled (IMON\_LIMITER\_EN = 0b0) both pins provide a proportional current to the differential voltage of ISNSP/N with. To calculate the sense voltage use the equation below.

$$V_{(CDC)} = (V_{(ISNSP)} - V_{(ISNSN)}) \times gm_{(CDC)} \times R_{(CDC)} \quad (26)$$

$$V_{(ILIMCOMP)} = (V_{(ISNSP)} - V_{(ISNSN)}) \times gm_{(ILIMCOMP)} \times R_{(ILIMCOMP)} \quad (27)$$

### 7.3.13 Oscillator Frequency Selection


The LM51772-Q1 has a low tolerance internal trimmed oscillator.

Do not operate in these with the RT pin "open" or short "short" as the frequencies are not accurate. With the RT pin left open, the oscillator frequency is at the minimum possible boundary. With the RT pin grounded, the switching frequency is at the maximum possible boundary.


The oscillator frequency is programmed up or down by connecting a resistor from the RT pin to ground. To calculate the RT resistor for a specific oscillator frequency, use [Equation 28](#).

$$R_{(RT)} = \frac{1}{32 \cdot 10^{-12} \cdot f_{sw}} \quad (28)$$

The RT pin is regulated to 0.75V by an internal voltage source when the device is in active mode. Therefore, switching frequency to be dynamically changed during operation by changing the current flowing through the resistor is possible. [Figure 7-23](#) and [Figure 7-24](#) show two examples for changing the frequency by the switching the resistor value or applying an external voltage source through a resistor. Connecting any additional capacitance directly to the RT pin is not recommended.



**Figure 7-23. Frequency Hopping Example**



**Figure 7-24. Dynamic Frequency Changing Example**

### 7.3.14 Frequency Synchronization

The device features an internal phase locked loop (PLL), which is designed to transition the switching frequency seamlessly between the frequency set by the RT pin and the external frequency synchronization signal. If no external frequency is provided, the RT pin sets the center frequency of the synchronization range. The external synchronization signal changes the switching frequency by  $\pm 50\%$ . To create low quiescent current, the input buffer of the SYNC pin is disabled if no valid sync frequency, that is a frequency signal outside the recommended synchronization range is applied.

The  $f_{\text{sw}}$  synchronization stops if the device enters power save mode or  $\mu\text{Sleep}$  operation, if enabled. Once the converter enters the PWM operation again, the device re-syncs to a pin signal. The synchronization timings are given in Figure 7-26




Figure 7-25. Main Oscillator Functional Block Diagram




Figure 7-26. Timing Diagram SYNC Function

The SYNC pin function is programmed through I<sup>2</sup>C or configured via R2D interface:

- As input triggering on the rising edge
- As input triggering on the falling edge (180deg phase shift)
- As an output of the main oscillator clock

### 7.3.15 Output Voltage Tracking

There are two kinds of output voltage tracking features integrated in the device.

- Analog voltage tracking function through the SS/ATRK pin
- Digital voltage tracking function through the DTRK pin

#### 7.3.15.1 Analog Voltage Tracking

For the analog output voltage tracking, a voltage applied to the SS/ATRK pin overwrites the reference voltage for the output regulation loop. Although possible, do not apply this voltage before the soft start is finished because the soft-start ramp time and, therefore, the input current during the start-up is changed.


As the internal error amplifier is designed to use the lowest reference input voltage, the applied voltage on the SS/ATRK pin is only effective for voltages lower than the  $V_{ref}$  of the feedback pin. Hence, the maximum voltage for the output is determined by the resistor network on the FB pin.

If the analog voltage tracking is used to start-up the converter voltage a change at the mode pin from high to low or low to high signals the internal logic that the soft-start is completed.

#### 7.3.15.2 Digital Voltage Tracking

The DTRK input of the LM51772-Q1 directly modulates the internal reference voltage. This function activates if the voltage on the DTRK pin is higher than the rising threshold of  $V_{T(DTRK)}$  and a PWM signal in the recommended frequency is applied to the pin.

The voltage tracking implementation does not allow that target output voltage during digital tracking exceeds the nominal reference voltage selected with the FB resistor divider. The applied PWM signal reduces the internal reference voltage in relation with the duty cycle on the DTRK pin. A small duty cycle means less output voltage and a high duty cycle of the PWM input represents a high output voltage. For example, a duty cycle of 30% causes a output voltage of 30% of the selected voltage by the FB divider resistors.



**Figure 7-27. Output Voltage Tracking Functional Block Diagram**

### 7.3.16 Slope Compensation

The LM51772-Q1 provides slope compensation for stable operation and the best transient performance over a wide operating range.

First a correction factor needs to be calculated from [Equation 29](#)

$$m_{SC} = \frac{R_{CS}}{f_{SW} \times L_{eff}} \times 625 \quad (29)$$

- Where the  $R_{CS}$  is the selected peak current sense resistor
- $L_{eff}$  is the effective (de-rated), inductance of the inductor at the selected peak current
- $f_{SW}$  is the selected switching frequency
- $m_{SC}$  slope compensation correction factor

If the used inductor has no inductance de-rating disabling the inductor de-rating with the SEL\_INDUC\_DERATE in Register Field is possible.

If the used inductor has no inductance de-rating and the system has no programming capability using the I<sup>2</sup>C, the  $m_{SC}$  selected with the CFG/SLOPE pin must be increased by the value selected on the INC\_INDUC\_DERATE see [Table 7-6](#) (meaning:  $m_{SC} \times 1.2$  or  $m_{SC} \times 1.3$ ). By doing so there is a compromise on the slope compensation and the PSM entry threshold.

Select the slope compensation based on the calculated correction factor through I<sup>2</sup>C or by connecting a resistor to ADDR/Slope pin. See ADDR/Slope Pin (R2D-CH1) Configuration Overview for selecting the resistor value based on the slope compensation correction factor.

### 7.3.17 Configurable Soft Start

The soft-start feature allows the regulator to gradually reach the steady-state operating point, thus reducing start-up stresses and surges.

The LM51772-Q1 features an adjustable soft start that determines the charging time of the output. The soft-start feature limits inrush current as a result of high output capacitance to avoid an over-current condition.

At the beginning of the soft-start sequence, the SS voltage is 0V. If the SS pin voltage is below the feedback reference voltage,  $V_{REF}$ , the soft-start pin controls the regulated FB voltage and the internal soft-start current source gradually increases the voltage on an external soft-start capacitor connected to the SS pin, resulting in a gradual rise of the output voltage and FB pin. Once the voltage on the SS exceeds the internal reference voltage, the soft-start interval is complete and the error amplifier is referenced to  $V_{(REF)}$ .

The soft-start time ( $t_{(ss)}$ ) is given by:


$$C_{SS} = \frac{I_{SS} \times t_{SS}}{V_{Ref}} \quad (30)$$

The soft-start capacitor is internally discharged when the converter is disabled because of the following:

- EN/UVLO falling below the operating threshold
- VCC2 falling below the VCC2 under-voltage threshold
- The device is in hiccup mode current limiting.
- The device is in thermal shutdown.
- The bootstrap voltage is below the bootstrap under-voltage threshold

### 7.3.18 Drive Pin

The device features a high voltage drive pin (DRV1) to support an input or output disconnect FET. There is the option to use the pin a driver for a charge pump output. For example as a reverse polarity protection using a external n-channel FET. The supply for this pin is selected by R2D and I2C configurations.



**Figure 7-28. Functional Block Diagram - DRV pin**


The following configurations are possible with to support with the DRV1 pin:

1. Open drain output.
2. High Voltage Push-pull supplied by VOUT
3. High Voltage Push-pull supplied by VBIAS
4. CP drive pin supplied by the VCC2

The sequencing of the DRV pin is depending on the setting an given by the register MFR\_SPECIFIC\_D8 Register Field Descriptions.

### 7.3.19 Dual Random Spread Spectrum – DRSS

The device provides a digital spread spectrum, which reduces the EMI of the power supply over a wide frequency range. This function is selected by the R2D interface (Table 7-7) or the Register Table 8-10. When the spread spectrum is enabled, the internal modulator dithers the internal clock. When an external synchronization clock is applied to the SYNC pin, the internal spread spectrum is disabled. DRSS combines a low frequency triangular modulation profile with a high frequency random modulation profile. The low frequency triangular modulation improves performance in lower radio frequency bands (for example, AM band), while the high frequency random modulation improves performance in higher radio frequency bands (for example, FM band). In addition, the frequency of the triangular modulation is further modulated randomly to reduce the likelihood of any audible tones. To minimize output voltage ripple caused by spread spectrum, duty cycle is modified on a cycle-by-cycle basis to maintain a nearly constant duty cycle when dithering is enabled.



**Figure 7-29. Dual Random Spread Spectrum**



### 7.3.20 Gate Driver

The LM51772-Q1 features four internal logic-level nMOS gate drivers. The drivers maintain the high frequency switching of both half bridges needed for a buck-boost operation. If the device is in boost or buck mode, the other half bridge high-side switch needs to be permanent on. The internal gate drivers support this by sharing the current from the other half bridge, which is switching. Therefore the device achieves a minimum quiescent current, as no internal charge pump is needed. Due to the high drive current capability, the LM51772-Q1 supports a wide range of external power FETs as well as a parallel operation of them.

The LO and HO outputs are protected with a shoot-through protection, which prevents both outputs to be turned on at the same time. If the PWM modulation logic of the buck-boost turns the LOx pin off, the HOx pin is not turned on until the following are true:

1. A minimum internal transition time ( $t_{(dead)}$ ) is reached.
2. The voltage on the LOx pin drops below the detection threshold  $V_{TH(GATEOUT)}$ .

This behavior is similar when HOx turns off and LOx turns on.


The high-side supply voltage for the gate driver are monitored by an additional bootstrap UVLO comparator. This comparator monitors the differential voltage between SWx and HBx. If the voltage drops below the threshold the buck-boost converter operation turns off. The device restarts automatically once the positive going threshold is reached with the soft-start scheme.

Additionally, the LM51772-Q1 monitors the upper voltage between SWx and HBx. If this voltage exceeds the threshold voltage of the clamping circuit, the LM51772-Q1 activates a internal current source to pull the voltage down.

The dead-time values are selected by SEL\_SCALE\_DT, SEL\_MIN\_DEADTIME\_GDRV in the register MFR\_SPECIFIC\_D6 Register Field Descriptions.

The SEL\_SCALE\_DT can also be selected using the CFG-PIN ( [Table 7-6](#) ) in case the I<sup>2</sup>C is not used in the application. If enabled, the pin increases the default dead time setting by typically 15ns.

Additionally there is a optional frequency dependency of the transition (dead) -time between high and low side. This feature enables the device to optimize the performance for usual differences of the silicon MOSFET  $Q_g$  in high power applications with low switching frequencies and lower power application with higher switching frequencies. When this option is enabled, the dead-time is shorter when the switching frequency is set higher. The frequency dependency is enabled or disabled with the register EN\_CONST\_TDEAD in register MFR\_SPECIFIC\_D6 Register Field Descriptions.



**Figure 7-30. Functional Block Diagram Gate Driver**

### 7.3.21 Cable Drop Compensation (CDC)

The cable drop compensation feature helps to keep the output voltage at the nominal value over a wide range of load current without the need for additional remote sensing. The cable drop compensation measures the current and offsets the output voltage proportionally to the measured current.


If enabled, the gm-stage of the current monitor sensor (ISNSP/N ) sends a proportional current to the CDC pin. The voltage on the CDC pin is applied as a offset to the nominal output voltage. Select the resistor value on the CDC-pin to not to exceed 1V. See the Equation below:

$$V_{(CDC)} = (V_{(ISNSP)} - V_{(ISNSN)}) \times gm_{(CDC)} \times R_{(CDC)} \quad (31)$$

To achieve an accurate operation for the desired range cable drop compensation the gain of the CDC offset is programmable via the CDC\_GAIN register bits.

The CDC function operates equally with the external Feedback divider. Use a 100kΩ feedback divider top resistance. If a different resistance is used, the gain of the CDC is multiplied by Rtop/100kΩ.

The figure below shows the control curve of the CDC feature.



**Figure 7-31. Vo Offset vs CDC voltage**

### 7.3.22 CFG-pin and R2D Interface

The LM51772-Q1 has four resistor to digital configuration pins (R2D), where the CFG1 is used to control to the ADDR/SLOPE -pin. The channels CFG3 and CFG4 are multiplexed with the SDA/SCL pins, and can only be used when I2C function is disabled.

The resistor value on the CFG pins is read and latched during the power-up sequence of the device. The selection cannot be changed until the voltage on the nRST pin is toggled or VCC2 voltage drops below the  $V_{VCC2T-(UVLO)}$  threshold. The [Table 7-4](#) shows the possible device configurations versus the different resistor values on the CFG pins.

**Table 7-4. ADDR/Slope Pin (R2D-CH1) Configuration Overview**

#	$R_{(CFG)}$ / k $\Omega$	I2C/ADDR	Slope Compensation ( $m_{(SC)}$ )
1	GND	I2C ENABLED Address 0x6A	Default NVM setting 0.875
2	0.511	I2C DISABLED	0.25
3	1.15		0.375
4	1.9		0.5
5	2.7		0.625
6	3.8		0.75
7	5.1		0.875
8	6.5		1
9	8.3		1.5
10	10.5		2
11	13.3		2.5
12	16.2		3
13	20.5		3.5
14	24.9		4
15	30.1		4.5
16	VCC2	I2C ENABLED Address 0x6B	Default NVM setting 0.875

**Table 7-5. CFG2 Pin (R2D-CH2) Configuration Overview**

#	R <sub>(CFG)</sub> / kΩ	EN_SYNC_OUT	SYNC_IN_FALLING	VDET_EN	PCM_EN
1	0	DISABLED	DISABLED	DISABLED	DISABLE
2	0.511	ENABLED			
3	1.15	DISABLED	ENABLED		
4	1.9	ENABLED			
5	2.7	DISABLED	DISABLED	ENABLED	
6	3.8	ENABLED			
7	5.1	DISABLED	ENABLED		
8	6.5	ENABLED			
9	8.3	DISABLED	DISABLED	DISABLED	ENABLED (30%)
10	10.5	ENABLED			
11	13.3	DISABLED	ENABLED		
12	16.2	ENABLED			
13	20.5	DISABLED	DISABLED	ENABLED	
14	24.9	ENABLED			
15	30.1	DISABLED	ENABLED		
16	36.5	ENABLED			

**Table 7-6. CFG3 Pin (R2D-CH3) Configuration Overview**

#	R <sub>(CFG)</sub> / kΩ	EN_VCC1	INC_INDUCT_DE-RATE	EN_CONST_TDEAD	USLEEP_EN
1	0	DISABLED	DISABLED (20%)	DISABLED	DISABLE
2	0.511	ENABLED			
3	1.15	DISABLED	ENABLED (30%)		
4	1.9	ENABLED			
5	2.7	DISABLED	DISABLED (20%)	ENABLED	
6	3.8	ENABLED			
7	5.1	DISABLED	ENABLED (30%)		
8	6.5	ENABLED			
9	8.3	DISABLED	DISABLED (20%)	DISABLED	ENABLED
10	10.5	ENABLED			
11	13.3	DISABLED	ENABLED (30%)		
12	16.2	ENABLED			
13	20.5	DISABLED	DISABLED (20%)	ENABLED	
14	24.9	ENABLED			
15	30.1	DISABLED	ENABLED (30%)		
16	36.5	ENABLED			


**Table 7-7. CFG4 Pin (R2D-CH4) Configuration Overview**

#	R <sub>(CFG)</sub> / kΩ	DRSS	SCP – Hiccup Mode	Negative Current Limit	Current Limit
1	0	DISABLED	DISABLED	DISABLED	DISABLE
2	0.511	ENABLED			
3	1.15	DISABLED	ENABLED		
4	1.9	ENABLED			
5	2.7	DISABLED	DISABLED	ENABLED	
6	3.8	ENABLED			
7	5.1	DISABLED	ENABLED		
8	6.5	ENABLED			
9	8.3	DISABLED	DISABLED	DISABLED	ENABLED
10	10.5	ENABLED			
11	13.3	DISABLED	ENABLED		
12	16.2	ENABLED			
13	20.5	DISABLED	DISABLED	ENABLED	
14	24.9	ENABLED			
15	30.1	DISABLED	ENABLED		
16	36.5	ENABLED			

### 7.3.23 Advanced Monitoring Features

#### 7.3.23.1 Overview

The device features a status register in which represents the current operation status of the device logic. Use the I<sup>2</sup>C interface to get the current status flags.



**Figure 7-32. Functional Block Diagram Fault Handler**



#### **7.3.23.2 BUSY**

If the device register field is busy or in use by another instance this bit is high. Writing via the I<sup>2</sup>C interface is not recommended during busy flag high. This bit is only observed after the device start-up

#### **7.3.23.3 OFF**

Is high if the device is not providing a high enough output voltage ( $V_{(VOUT)} < V_{T+(PG)}$ ). This bit is also high if the converter is turned off by system input. This bit is only observed after the device start-up

#### **7.3.23.4 VOUT**

Output voltage over voltage threshold (OVP1, OVP2) is exceeded. This error gets latched until the register is cleared or a power cycle happens

#### **7.3.23.5 IOUT**

Over current protection, this is going high when the inductor peak current limit is reached. This error gets latched until the register is cleared or a power cycle happens

#### **7.3.23.6 INPUT**

The input voltage detection (VDET) or the UVLO resistor senses voltage is below the falling threshold. This error gets latched until the register is cleared or a power cycle happens

#### **7.3.23.7 TEMPERATURE**

The device has entered TSD state or the programmable thermal warning threshold is reached. This error gets latched until the register is cleared or a power cycle happens

#### **7.3.23.8 CML**

The device detects an internal logic fault, that is, the NVM memory check-sum has detected data retention event.

#### **7.3.23.9 OTHER**

unused

#### **7.3.23.10 ILIM\_OP**

This signal is enabled together with the average current limit. If the current limiter is disabled the signal is low. If the programmed ( via I<sup>2</sup>C or ISET) current limit threshold is reached the signal goes high. The PD-STATUS byte is instantaneously changing with the ILIM\_OP signal. The input signal gets de-glitch in the analog domain.

### 7.3.23.11 nFLT/nINT Pin Output

If the bit EN\_NINT (see [Table 8-11](#)) is set to 0b0 the nFLT/nINT pin indicates all faults that are reported to the STATUS byte.

After a restart of the converter operation or in case the failure mode disappears the nFLT pin goes back to HighZ. The input signals to the STATUS-BYTE and therefore the nFLT/nINT pin are de-glitched. Because of this the maximum reaction time of the FLT pin is given by  $t_{d(nFLT-PIN)}$

Do not change the EN\_NINT dynamically during operation, but during the CONV\_OFF state.

In case the EN\_NINT = 0b1 the nFLT/nINT pin acts as interrupt pin. A change of the instantaneous signal to the STATUS\_BYTE as well as the inputs to the USB\_PD\_STATUS\_0 toggles the pin.

### 7.3.23.12 Status Byte

Use the following methods to clear a fault:

1. Perform an I<sup>2</sup>C write to the CLEAR\_FAULTS byte.
2. Perform an I<sup>2</sup>C read to the CLEAR\_FAULTS byte.
3. Perform an I<sup>2</sup>C write to the STATUS\_BYTE where a fault is indicated with a '1' and clear this bit by setting the bit to '1'. With this implementation a previously stored STATUS\_BYTE clears the faults for diagnosis.

## 7.3.24 Protection Features

### 7.3.24.1 Thermal Shutdown (TSD)

To avoid the case of a thermal damage of the device the temperature of the die is monitored. The device stops operation once the sensed temperature rises over the thermal shutdown threshold. After the temperature drops below the thermal shutdown hysteresis the TSD signal goes back to normal and the converter returns to normal operation according to the main FSM definition.

### 7.3.24.2 Over Current Protection

The device features a hiccup mode short circuit protection to avoid excessive power dissipation in the die or at the fault of the application in the System. The CL\_OP triggers if the peak current sensing voltage between CSA-pin and CSB-pin is exceeded.

If enabled the protection stops the converter operating and re-start the converter in case a short is event is detected.

The bit HICCUP\_EN in the NVM register enables the OCP.

### 7.3.24.3 Output Over Voltage Protection 1 (OVP1)

This overvoltage protection monitors the voltage of the FB-pin and the internal feedback.

As this threshold is referenced to the programmed  $V_{(REF)}$  the OVP1 is still working if one of the tracking features (for example, DTRK or ATRK) has changed the  $V_o$  target value.

The converter maintains operation even the OVP1 threshold triggers.

The OVP1 is disabled during  $\mu$ Sleep to avoid additional leakage current. The OVP1 signal gets masked that no fault is indicated from this signal during the  $\mu$ Sleep operation.

This protection is disabled during the soft-start procedure and if the internal feedback is used instead of the external FB.


#### 7.3.24.4 Output Over Voltage Protection 2 (OVP2)

This feature targets to avoid damage to the device in case the external feedback pin or compensation pin is not working properly (for example in case of a component or pin short)

The over voltage protection is realized by the converter core and reference system. The absolute output voltage is monitored and when the OVP2 function is triggered the converter logic takes an appropriate measure (for example the emergency skip mode) to avoid a further increase of the output voltage.

If the output voltage threshold  $V_{T+(OVP2)}$  is reached on the VOUT-pin the buck-boost core logic disables the converter power stage and enters a high impedance state at the switch nodes. If the output voltage falls back under this threshold the converter operation is resumed

To accommodate a wide operating range, the OVP2 threshold is programmable by the V\_OVP2 register field.



**Figure 7-33. Functional Block Diagram OVP2**


#### 7.3.24.5 Input Voltage Protection (IVP)

The input over voltage protection is realized by the converter core modulation scheme. The IVP targets to avoid damage to the device in case the current flows from the output to the input and the input source is not capable to sink current. If the converter forced PWM mode is active the inductor current is able to go negative until to the negative peak current limit. Once the input voltage threshold  $V_{T+(IVP)}$  is reached on the VIN-pin the protection disables the forced PWM mode and only allows current to flow from VIN to VOUT. After the input voltage drops under the input voltage protection threshold, the logic allows to activate the fPWM mode again.

The threshold for the  $V_{T+(IVP)}$  is programmable via the V\_IVP register field. The IVP is enabled or disabled through the EN\_IVP bit.

### 7.3.24.6 Input Voltage Regulation (IVR)

The input over voltage regulation (IVR) regulates the input voltage. The inductor current is limited with the positive and negative peak current limit or the optional average current limit. The target voltage is programmed by IVP\_VOLTAGE Register Field Descriptions. The IVR function is enabled once both EN\_IVP and EN\_IVR set to 0b1. The fPWM need to be enabled to allow the reverse current to charge the input. If the MODE pin is pulled low the IVR operation is paused until the fPWM is enabled again.



**Figure 7-34. Functional Block Diagram IVP/IVR**

### 7.3.24.7 Power Good

The device features a power good (PG) detection. The internal PG signal is used for the monitoring function.

The power good information is available once the soft-start ramp is finished.

### 7.3.24.8 Boot-Strap Under Voltage Protection

The high side supply voltage for the gate driver is monitored by an internal bootstrap UVLO comparator. This comparator monitors the differential voltage between SWx and HBx. This protection supports the two modes in the following manner.

1. If the measured voltage drops below  $V_{TH(BST\_UV)}$  in fPWM mode the converter stops operation after a fixed amount of switching cycles.
2. In PSM - ACM buck-boost operation, the BOOT\_UV triggers switching the converter to re-refresh the boot strap voltage. If the initiated switching does not bring up the BOOT\_UV after the fixed amount of re-refresh cycles the BOOT\_UV protection deactivates the converter operation.

### 7.3.24.9 Boot-strap Over Voltage Clamp

To protect the ext. FET gate and the internal gate drive circuit the gate driver features an over voltage clamp. If the voltage goes above  $V_{TH(BST\_OV)}$  the over-voltage clamp circuit sinks a current from HBx to SWx as long as the voltage is above the threshold.

### 7.3.24.10 CRC - CHECK

To enable data integrity of the NVM the device features a CRC- algorithm to generate a check-sum for the data stored in the device NVM.

The check-sum gets generated and stored to the separate NVM register automatically with the production programming process.


After the NVM boot phase the CRC algorithm compares the check-sum of the loaded registers with the check-sum stored in the NVM register generated during the production tests. If the two values are not equal the device is not allowed to exit the CONV\_OFF state.

## 7.4 Device Functional Modes

### 7.4.1 Overview

The device contains a digital logic core that controls the functional behavior.

### 7.4.2 Logic State Description



**Figure 7-35. State Diagram**


## 7.5 Programming

### 7.5.1 I<sup>2</sup>C Bus Operation


The I<sup>2</sup>C bus is a communications link between a controller and a series of target devices. The link is established using a two-wired bus consisting of a serial clock signal (SCL) and a serial data signal (SDA). The serial clock is sourced from the controller in all cases where the serial data line is bi-directional for data communication between the controller and the target terminals. Each device has an open-drain output to transmit data on the serial data line (SDA). Place an external pullup resistor on the serial data line to pull the drain output high during data transmission. The device hosts a target I<sup>2</sup>C that supports standard-mode, fast-mode and fast-mode plus operation with data rates up to 100kbit/s, 400kbit/s and 1000kbit/s respectively and auto-increment addressing compatible to I<sup>2</sup>C standard 3.0.

The 7 bit target address of this device is 0x6A if the ADDR/SLOPE pin is pulled to GND and 0x6B if the pin is connected to VCC2


Data transmission is initiated with a start bit from the controller as shown in the figure below. The start condition is recognized when the SDA line transitions from high to low during the high portion of the SCL signal. Upon reception of a start bit, the device receives serial data on the SDA input and check for valid address and control information. If the target address bits are set for the device, then the device issues an acknowledge pulse and prepares the receive of register address and data. Data transmission is completed by either the reception of a stop condition or the reception of the data word sent to the device. A stop condition is recognized as a low to high transition of the SDA input during the high portion of the SCL signal. All other transitions of the SDA line targeted to occur during the low portion of the SCL signal for a valid communication. An acknowledge is issued after the reception of valid address, sub-address and data words. The I<sup>2</sup>C interfaces auto-sequence through register addresses, to enable sending multiple data words for a given I<sup>2</sup>C transmission.



**Figure 7-36. I<sup>2</sup>C START / STOP / ACKNOWLEDGE Protocol**



**Figure 7-37. I<sup>2</sup>C Data Transmission Timing**



**Figure 7-38. I<sup>2</sup>C Data Transmission Timing for maximum rise/fall times.**

### 7.5.2 Clock Stretching

Clock stretching is not supported. If the device is addressed while busy and not able to process the received data, the transaction is not acknowledged. The previous described scenario is possible, if the controller initiates an I<sup>2</sup>C transaction while the device is in BOOT state.


### 7.5.3 Data Transfer Formats

The device supports four different read/write operations:

- Single read from a defined register address.
- Single write to a defined register address.
- Sequential read starting from a defined register address
- Sequential write starting from a defined register address

### 7.5.4 Single READ From a Defined Register Address

**Single READ From a Defined Register Address** shows the format of a single read from a defined register address. First, the controller issues a start condition followed by a seven-bit I<sup>2</sup>C address. Next, the controller writes a zero to signify that the controller is conducting a write operation. Upon receiving an acknowledge from the target the controller sends the eight-bit register address across the bus. Following a second acknowledge the device sets the internal I<sup>2</sup>C register number to the defined value. Then the controller issues a repeat start condition and the seven-bit I<sup>2</sup>C address followed by a one to signify that the controller is conducting a read operation. Upon receiving a third acknowledge, the controller releases the bus to the device. The device then returns the eight-bit data value from the register on the bus. The controller does not acknowledge (nACK) and issues a stop condition. This action concludes the register read.



**Figure 7-39. Single READ From a Defined Register Address**

### 7.5.5 Sequential READ Starting from a Defined Register Address

A sequential read operation is an extension of the single read protocol and shown in [Sequential READ starting from a defined register address](#). The controller acknowledges the reception of a data byte, the device auto increments the register address and returns the data from the next register. The data transfer is stopped by the controller not acknowledging the last data byte and sending a stop condition.




Figure 7-40. Sequential READ starting from a defined register address

### 7.5.6 Single WRITE to a Defined Register Address

[Single WRITE to Defined Register Address](#) shows the format of a single write to a defined register address. First, the controller issues a start condition followed by a seven-bit I<sup>2</sup>C address. Next, the controller writes a zero to signify that the controller is trying to conduct a write operation. Upon receiving an acknowledge from the target, the controller sends the eight-bit register address across the bus. Following a second acknowledge the device sets the I<sup>2</sup>C register address to the defined value and the controller writes the eight-bit data value. Upon receiving a third acknowledge the device auto increments the I<sup>2</sup>C register address by one and the controller issues a stop condition. This action concludes the register write.




Figure 7-41. Single WRITE to Defined Register Address

### 7.5.7 Sequential WRITE Starting at a Defined Register Address

A sequential write operation is an extension of the single write protocol and shown in [Sequential WRITE Starting at a Defined Register Address](#). If the controller does not send a stop condition after the device has issued an ACK, the device auto increments the register address by one and the controller is able to write to the next register.




Figure 7-42. Sequential WRITE Starting at a Defined Register Address



## 8 LM51772-Q1 Registers

[Table 8-1](#) lists the memory-mapped registers for the LM51772-Q1 registers. All register offset addresses not listed in [Table 8-1](#) must be considered as reserved locations and the register contents must not be modified.

**Table 8-1. LM51772-Q1 Registers**

Address	Acronym	Register Name	Section
0x3	CLEAR_FAULTS	CLEAR_FAULTS	<a href="#">Go</a>
0xA	ILIM_THRESHOLD	ILIM_THRESHOLD	<a href="#">Go</a>
0xC	VOUT_TARGET1_LSB	VOUT_TARGET1_LSB	<a href="#">Go</a>
0xD	VOUT_TARGET1_MSB	VOUT_TARGET1_MSB	<a href="#">Go</a>
0x21	USB_PD_STATUS_0	USB_PD_STATUS_0	<a href="#">Go</a>
0x78	STATUS_BYTE	STATUS_BYTE	<a href="#">Go</a>
0x81	USB_PD_CONTROL_0	USB_PD_CONTROL_0	<a href="#">Go</a>
0xD0	MFR_SPECIFIC_D0	MFR_SPECIFIC_D0	<a href="#">Go</a>
0xD1	MFR_SPECIFIC_D1	MFR_SPECIFIC_D1	<a href="#">Go</a>
0xD2	MFR_SPECIFIC_D2	MFR_SPECIFIC_D2	<a href="#">Go</a>
0xD3	MFR_SPECIFIC_D3	MFR_SPECIFIC_D3	<a href="#">Go</a>
0xD4	MFR_SPECIFIC_D4	MFR_SPECIFIC_D4	<a href="#">Go</a>
0xD5	MFR_SPECIFIC_D5	MFR_SPECIFIC_D5	<a href="#">Go</a>
0xD6	MFR_SPECIFIC_D6	MFR_SPECIFIC_D6	<a href="#">Go</a>
0xD7	MFR_SPECIFIC_D7	MFR_SPECIFIC_D7	<a href="#">Go</a>
0xD8	MFR_SPECIFIC_D8	MFR_SPECIFIC_D8	<a href="#">Go</a>
0xD9	MFR_SPECIFIC_D9	MFR_SPECIFIC_D9	<a href="#">Go</a>
0xDA	IVP_VOLTAGE	IVP_VOLTAGE	<a href="#">Go</a>

Complex bit access types are encoded to fit into small table cells. [Table 8-2](#) shows the codes that are used for access types in this section.

**Table 8-2. LM51772-Q1 Access Type Codes**

Access Type	Code	Description
Read Type		
R	R	Read
Write Type		
W	W	Write
Reset or Default Value		
-n		Value after reset or the default value

## 8.1 CLEAR\_FAULTS Register (Address = 0x3) [Reset = 0x00]

CLEAR\_FAULTS is shown in [Table 8-3](#).

Return to the [Summary Table](#).

clear all latched status flags

**Table 8-3. CLEAR\_FAULTS Register Field Descriptions**

Bit	Field	Type	Reset	Description
7:0	CLEAR_FAULTS	R	0x0	accessing the address is enough to clear fault

## 8.2 ILIM\_THRESHOLD Register (Address = 0xA) [Reset = 0x64]

ILIM\_THRESHOLD is shown in [Table 8-4](#).

Return to the [Summary Table](#).

**Table 8-4. ILIM\_THRESHOLD Register Field Descriptions**

Bit	Field	Type	Reset	Description
7:0	ILIM_THRESHOLD	R/W	0x64	<p>ISNS current limit threshold voltage. Value in bracket considers a 10mOhms sens resistor</p> <p>0x0 = 5mV (0.5A)</p> <p>0x1 = 5mV (0.5A)</p> <p>0x2 = 5mV (0.5A)</p> <p>0x3 = 5mV (0.5A)</p> <p>0x4 = 5mV (0.5A)</p> <p>0x5 = 5mV (0.5A)</p> <p>0x6 = 5mV (0.5A)</p> <p>0x7 = 5mV (0.5A)</p> <p>0x8 = 5mV (0.5A)</p> <p>0x9 = 5mV (0.5A)</p> <p>0xA = 5mV (0.5A)</p> <p>0xB = 5.5mV (0.55A)</p> <p>0xC = 6mV (0.6A)</p> <p>0xD = 6.5mV (0.65A)</p> <p>0xE = 7mV (0.7A)</p> <p>0xF = 7.5mV (0.75A)</p> <p>0x10 = 8mV (0.8A)</p> <p>0x11 = 8.5mV (0.85A)</p> <p>0x12 = 9mV (0.9A)</p> <p>0x13 = 9.5mV (0.95A)</p> <p>0x14 = 10mV (1A)</p> <p>0x15 = 10.5mV (1.05A)</p> <p>0x16 = 11mV (1.1A)</p> <p>0x17 = 11.5mV (1.15A)</p> <p>0x18 = 12mV (1.2A)</p> <p>0x19 = 12.5mV (1.25A)</p> <p>0x1A = 13mV (1.3A)</p> <p>0x1B = 13.5mV (1.35A)</p> <p>0x1C = 14mV (1.4A)</p> <p>0x1D = 14.5mV (1.45A)</p> <p>0x1E = 15mV (1.5A)</p> <p>0x1F = 15.5mV (1.55A)</p> <p>0x20 = 16mV (1.6A)</p> <p>0x21 = 16.5mV (1.65A)</p> <p>0x22 = 17mV (1.7A)</p> <p>0x23 = 17.5mV (1.75A)</p> <p>0x24 = 18mV (1.8A)</p> <p>0x25 = 18.5mV (1.85A)</p> <p>0x26 = 19mV (1.9A)</p> <p>0x27 = 19.5mV (1.95A)</p> <p>0x28 = 20mV (2A)</p> <p>0x29 = 20.5mV (2.05A)</p> <p>0x2A = 21mV (2.1A)</p> <p>0x2B = 21.5mV (2.15A)</p> <p>0x2C = 22mV (2.2A)</p> <p>0x2D = 22.5mV (2.25A)</p> <p>0x2E = 23mV (2.3A)</p> <p>0x2F = 23.5mV (2.35A)</p> <p>0x30 = 24mV (2.4A)</p> <p>0x31 = 24.5mV (2.45A)</p> <p>0x32 = 25mV (2.5A)</p> <p>0x33 = 25.5mV (2.55A)</p> <p>0x34 = 26mV (2.6A)</p> <p>0x35 = 26.5mV (2.65A)</p> <p>0x36 = 27mV (2.7A)</p> <p>0x37 = 27.5mV (2.75A)</p> <p>0x38 = 28mV (2.8A)</p> <p>0x39 = 28.5mV (2.85A)</p> <p>0x3A = 29mV (2.9A)</p> <p>0x3B = 29.5mV (2.95A)</p> <p>0x3C = 30mV (3A)</p> <p>0x3D = 30.5mV (3.05A)</p> <p>0x3E = 31mV (3.1A)</p>

**Table 8-4. ILIM\_THRESHOLD Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
				0x3F = 31.5mV (3.15A)
				0x40 = 32mV (3.2A)
				0x41 = 32.5mV (3.25A)
				0x42 = 33mV (3.3A)
				0x43 = 33.5mV (3.35A)
				0x44 = 34mV (3.4A)
				0x45 = 34.5mV (3.45A)
				0x46 = 35mV (3.5A)
				0x47 = 35.5mV (3.55A)
				0x48 = 36mV (3.6A)
				0x49 = 36.5mV (3.65A)
				0x4A = 37mV (3.7A)
				0x4B = 37.5mV (3.75A)
				0x4C = 38mV (3.8A)
				0x4D = 38.5mV (3.85A)
				0x4E = 39mV (3.9A)
				0x4F = 39.5mV (3.95A)
				0x50 = 40mV (4A)
				0x51 = 40.5mV (4.05A)
				0x52 = 41mV (4.1A)
				0x53 = 41.5mV (4.15A)
				0x54 = 42mV (4.2A)
				0x55 = 42.5mV (4.25A)
				0x56 = 43mV (4.3A)
				0x57 = 43.5mV (4.35A)
				0x58 = 44mV (4.4A)
				0x59 = 44.5mV (4.45A)
				0x5A = 45mV (4.5A)
				0x5B = 45.5mV (4.55A)
				0x5C = 46mV (4.6A)
				0x5D = 46.5mV (4.65A)
				0x5E = 47mV (4.7A)
				0x5F = 47.5mV (4.75A)
				0x60 = 48mV (4.8A)
				0x61 = 48.5mV (4.85A)
				0x62 = 49mV (4.9A)
				0x63 = 49.5mV (4.95A)
				0x64 = <b>50mV (5A)</b>
				0x65 = 50.5mV (5.05A)
				0x66 = 51mV (5.1A)
				0x67 = 51.5mV (5.15A)
				0x68 = 52mV (5.2A)
				0x69 = 52.5mV (5.25A)
				0x6A = 53mV (5.3A)
				0x6B = 53.5mV (5.35A)
				0x6C = 54mV (5.4A)
				0x6D = 54.5mV (5.45A)
				0x6E = 55mV (5.5A)
				0x6F = 55.5mV (5.55A)
				0x70 = 56mV (5.6A)
				0x71 = 56.5mV (5.65A)
				0x72 = 57mV (5.7A)
				0x73 = 57.5mV (5.75A)
				0x74 = 58mV (5.8A)
				0x75 = 58.5mV (5.85A)
				0x76 = 59mV (5.9A)
				0x77 = 59.5mV (5.95A)
				0x78 = 60mV (6A)
				0x79 = 60.5mV (6.05A)
				0x7A = 61mV (6.1A)
				0x7B = 61.5mV (6.15A)
				0x7C = 62mV (6.2A)
				0x7D = 62.5mV (6.25A)
				0x7E = 63mV (6.3A)
				0x7F = 63.5mV (6.35A)

**Table 8-4. ILIM\_THRESHOLD Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
				0x80 = 64mV (6.4A)
				0x81 = 64.5mV (6.45A)
				0x82 = 65mV (6.5A)
				0x83 = 65.5mV (6.55A)
				0x84 = 66mV (6.6A)
				0x85 = 66.5mV (6.65A)
				0x86 = 67mV (6.7A)
				0x87 = 67.5mV (6.75A)
				0x88 = 68mV (6.8A)
				0x89 = 68.5mV (6.85A)
				0x8A = 69mV (6.9A)
				0x8B = 69.5mV (6.95A)
				0x8C = 70mV (7A)
				0x8D = 70mV (7A)
				0x8E = 70mV (7A)
				0x8F = 70mV (7A)
				0x90 = 70mV (7A)
				0x91 = 70mV (7A)
				0x92 = 70mV (7A)
				0x93 = 70mV (7A)
				0x94 = 70mV (7A)
				0x95 = 70mV (7A)
				0x96 = 70mV (7A)
				0x97 = 70mV (7A)
				0x98 = 70mV (7A)
				0x99 = 70mV (7A)
				0x9A = 70mV (7A)
				0x9B = 70mV (7A)
				0x9C = 70mV (7A)
				0x9D = 70mV (7A)
				0x9E = 70mV (7A)
				0x9F = 70mV (7A)
				0xA0 = 70mV (7A)
				0xA1 = 70mV (7A)
				0xA2 = 70mV (7A)
				0xA3 = 70mV (7A)
				0xA4 = 70mV (7A)
				0xA5 = 70mV (7A)
				0xA6 = 70mV (7A)
				0xA7 = 70mV (7A)
				0xA8 = 70mV (7A)
				0xA9 = 70mV (7A)
				0xAA = 70mV (7A)
				0xAB = 70mV (7A)
				0xAC = 70mV (7A)
				0xAD = 70mV (7A)
				0xAE = 70mV (7A)
				0xAF = 70mV (7A)
				0xB0 = 70mV (7A)
				0xB1 = 70mV (7A)
				0xB2 = 70mV (7A)
				0xB3 = 70mV (7A)
				0xB4 = 70mV (7A)
				0xB5 = 70mV (7A)
				0xB6 = 70mV (7A)
				0xB7 = 70mV (7A)
				0xB8 = 70mV (7A)
				0xB9 = 70mV (7A)
				0xBA = 70mV (7A)
				0xBB = 70mV (7A)
				0xBC = 70mV (7A)
				0xBD = 70mV (7A)
				0xBE = 70mV (7A)
				0xBF = 70mV (7A)
				0xC0 = 70mV (7A)

**Table 8-4. ILIM\_THRESHOLD Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
				0xC1 = 70mV (7A)
				0xC2 = 70mV (7A)
				0xC3 = 70mV (7A)
				0xC4 = 70mV (7A)
				0xC5 = 70mV (7A)
				0xC6 = 70mV (7A)
				0xC7 = 70mV (7A)
				0xC8 = 70mV (7A)
				0xC9 = 70mV (7A)
				0xCA = 70mV (7A)
				0xCB = 70mV (7A)
				0xCC = 70mV (7A)
				0xCD = 70mV (7A)
				0xCE = 70mV (7A)
				0xCF = 70mV (7A)
				0xD0 = 70mV (7A)
				0xD1 = 70mV (7A)
				0xD2 = 70mV (7A)
				0xD3 = 70mV (7A)
				0xD4 = 70mV (7A)
				0xD5 = 70mV (7A)
				0xD6 = 70mV (7A)
				0xD7 = 70mV (7A)
				0xD8 = 70mV (7A)
				0xD9 = 70mV (7A)
				0xDA = 70mV (7A)
				0xDB = 70mV (7A)
				0xDC = 70mV (7A)
				0xDD = 70mV (7A)
				0xDE = 70mV (7A)
				0xDF = 70mV (7A)
				0xE0 = 70mV (7A)
				0xE1 = 70mV (7A)
				0xE2 = 70mV (7A)
				0xE3 = 70mV (7A)
				0xE4 = 70mV (7A)
				0xE5 = 70mV (7A)
				0xE6 = 70mV (7A)
				0xE7 = 70mV (7A)
				0xE8 = 70mV (7A)
				0xE9 = 70mV (7A)
				0xEA = 70mV (7A)
				0xEB = 70mV (7A)
				0xEC = 70mV (7A)
				0xED = 70mV (7A)
				0xEE = 70mV (7A)
				0xEF = 70mV (7A)
				0xF0 = 70mV (7A)
				0xF1 = 70mV (7A)
				0xF2 = 70mV (7A)
				0xF3 = 70mV (7A)
				0xF4 = 70mV (7A)
				0xF5 = 70mV (7A)
				0xF6 = 70mV (7A)
				0xF7 = 70mV (7A)
				0xF8 = 70mV (7A)
				0xF9 = 70mV (7A)
				0xFA = 70mV (7A)
				0xFB = 70mV (7A)
				0xFC = 70mV (7A)
				0xFD = 70mV (7A)
				0xFE = 70mV (7A)
				0xFF = 70mV (7A)

### 8.3 VOUT\_TARGET1\_LSB Register (Address = 0xC) [Reset = 0x58]

VOUT\_TARGET1\_LSB is shown in [Table 8-5](#).

Return to the [Summary Table](#).

**Table 8-5. VOUT\_TARGET1\_LSB Register Field Descriptions**

Bit	Field	Type	Reset	Description
7:0	VOUT_A	R/W	0x58	Output target Voltage Logical Register Vout Setting Lower Limit: 3.3V or 1V depending on SEL_FB_DIV20 Upper Limit: 48V or 24V depending on SEL_FB_DIV20 Step size: 20mV or 10mV depending on SEL_FB_DIV20 Value Calculation for 20mV <a href="#">Equation 3</a> Value Calculation for 10mV <a href="#">Equation 2</a>



## 8.4 VOUT\_TARGET1\_MSB Register (Address = 0xD) [Reset = 0x02]

VOUT\_TARGET1\_MSB is shown in [Table 8-6](#).

Return to the [Summary Table](#).

**Table 8-6. VOUT\_TARGET1\_MSB Register Field Descriptions**

Bit	Field	Type	Reset	Description
7:4	NIL	R	0x0	This bit is not implemented in hardware. During write operations data for this bit is ignored. During read operations 0 is returned.
3:0	VOUT_A	R/W	0x2	Output target Voltage Logical Register Vout Setting Lower Limit: 3.3V or 1V depending on SEL_FB_DIV20 Upper Limit: 48V or 24V depending on SEL_FB_DIV20 Step size: 20mV or 10mV depending on SEL_FB_DIV20 Value Calculation for 20mV <a href="#">Equation 3</a> Value Calculation for 10mV <a href="#">Equation 2</a>

## 8.5 USB\_PD\_STATUS\_0 Register (Address = 0x21) [Reset = 0x00]

USB\_PD\_STATUS\_0 is shown in [Table 8-7](#).

Return to the [Summary Table](#).

### USB-PD STATUS REGISTER

**Table 8-7. USB\_PD\_STATUS\_0 Register Field Descriptions**

Bit	Field	Type	Reset	Description
7	NIL	R	0x0	This bit is not implemented in hardware. During write operations data for this bit is ignored. During read operations 0 is returned.
6	CC_OPERATION	R	0x0	Instantaneous status for constant current (CC) ILIM operation
5:0	NIL	R	0x0	This bit is not implemented in hardware. During write operations data for this bit is ignored. During read operations 0 is returned.

## 8.6 STATUS\_BYTE Register (Address = 0x78) [Reset = 0x00]

STATUS\_BYTE is shown in [Table 8-8](#).

Return to the [Summary Table](#).

FAULT STATUS LOW BYTE

**Table 8-8. STATUS\_BYTE Register Field Descriptions**

Bit	Field	Type	Reset	Description
7	BUSY	R	0x0	unit is busy 0x0 = <b>unit not busy</b> 0x1 = unit busy
6	OFF	R	0x0	device not providing VOUT and/or unit is off 0x0 = <b>unit on</b> 0x1 = unit off
5	VOUT	R	0x0	VOUT_OV fault 0x0 = <b>no fault</b> 0x1 = fault
4	IOUT	R	0x0	IOUT_OC fault 0x0 = <b>no fault</b> 0x1 = fault
3	INPUT	R	0x0	VIN_UV fault 0x0 = <b>no fault</b> 0x1 = fault
2	TEMPERATURE	R	0x0	Temperature fault or warning 0x0 = <b>no fault</b> 0x1 = fault
1	CML	R	0x0	Comm, Logic, Memory event 0x0 = <b>no fault</b> 0x1 = fault
0	OTHER	R	0x0	other fault or warning 0x0 = <b>no fault</b> 0x1 = fault

## 8.7 USB\_PD\_CONTROL\_0 Register (Address = 0x81) [Reset = 0x01]

USB\_PD\_CONTROL\_0 is shown in [Table 8-9](#).

Return to the [Summary Table](#).

### USB-PD CONTROL REGISTER

**Table 8-9. USB\_PD\_CONTROL\_0 Register Field Descriptions**

Bit	Field	Type	Reset	Description
7:2	NIL	R	0x0	This bit is not implemented in hardware. During write operations data for this bit is ignored. During read operations 0 is returned.
1	FORCE_DISCH	R/W	0x0	Activates Vo discharge 0x0 = <b>DISABLE</b> 0x1 = <b>ENABLE</b>
0	CONV_EN2	R/W	0x1	Enables the power stage 0x0 = <b>DISABLE</b> 0x1 = <b>ENABLE</b>

## 8.8 MFR\_SPECIFIC\_D0 Register (Address = 0xD0) [Reset = 0x32]

MFR\_SPECIFIC\_D0 is shown in [Table 8-10](#).

Return to the [Summary Table](#).

CONFIG\_0 Device Configuration Register 0

**Table 8-10. MFR\_SPECIFIC\_D0 Register Field Descriptions**

Bit	Field	Type	Reset	Description
7	NIL	R	0x0	This bit is not implemented in hardware. During write operations data for this bit is ignored. During read operations 0 is returned.
6	EN_NEG_CL_LIMIT	R/W	0x0	Enables ILIM for negative current limit, If disabled ILIM clamps pos I <sub>L</sub> 0x0 = <b>DISABLE</b> 0x1 = <b>ENABLE</b>
5	EN_VCC1	R/W	0x1	Enables the VCC1 auxiliary LDO 0x0 = <b>DISABLE</b> 0x1 = <b>ENABLE</b>
4	IMON_LIMITER_EN	R/W	0x1	Enables the Imon in limiter configuration 0x0 = <b>DISABLE</b> 0x1 = <b>ENABLE</b>
3	HICCUP_EN	R/W	0x0	Enables Hiccup short circuit 0x0 = <b>DISABLE</b> 0x1 = <b>ENABLE</b>
2	DRSS_EN	R/W	0x0	Enables Dual Spread Spectrum 0x0 = <b>DISABLE</b> 0x1 = <b>ENABLE</b>
1	USLEEP_EN	R/W	0x1	Enables micro sleep mode 0x0 = <b>DISABLE</b> 0x1 = <b>ENABLE</b>
0	CONV_EN	R/W	0x0	Enables the power stage 0x0 = <b>DISABLE</b> 0x1 = <b>ENABLE</b>

## 8.9 MFR\_SPECIFIC\_D1 Register (Address = 0xD1) [Reset = 0x09]

MFR\_SPECIFIC\_D1 is shown in [Table 8-11](#).

Return to the [Summary Table](#).

CONFIG\_1 Device Configuration Register 1

**Table 8-11. MFR\_SPECIFIC\_D1 Register Field Descriptions**

Bit	Field	Type	Reset	Description
7	EN_THER_WARN	R/W	0x0	Enables Thermal Warning 0x0 = <b>DISABLE</b> 0x1 = <b>ENABLE</b>
6:5	THW_THRESHOLD	R/W	0x0	Selects the Thermal Warning Threshold 0x0 = <b>140degC</b> 0x1 = 125degC 0x2 = 110degC 0x3 = 95degC
4	EN_NINT	R/W	0x0	Configures the nFLT pin handler to act as interrupt pin or nFLT pin 0x0 = <b>DISABLE</b> 0x1 = <b>ENABLE</b>
3	EN_DTRK_STARTOVER	R/W	0x1	Enables a direct start-up if DTRK is enabled without waiting for the DTRK PWM signal 0x0 = <b>DISABLE</b> 0x1 = <b>ENABLE</b>
2	FORCE_BIASPIN	R/W	0x0	Enables the priority to supply VCC2 from BIAS by lowering the threshold. 0x0 = <b>DISABLE</b> 0x1 = <b>ENABLE</b>
1	EN_BB_2P_FPWM	R/W	0x0	Enables 2phase BB swiching in fPWM mode 0x0 = <b>DISABLE</b> 0x1 = <b>ENABLE</b>
0	EN_BB_2P_PSM	R/W	0x1	Enables 2phase BB swiching in PSM mode 0x0 = <b>DISABLE</b> 0x1 = <b>ENABLE</b>

## 8.10 MFR\_SPECIFIC\_D2 Register (Address = 0xD2) [Reset = 0x40]

MFR\_SPECIFIC\_D2 is shown in [Table 8-12](#).

Return to the [Summary Table](#).

**Table 8-12. MFR\_SPECIFIC\_D2 Register Field Descriptions**

Bit	Field	Type	Reset	Description
7	NIL	R	0x0	This bit is not implemented in hardware. During write operations data for this bit is ignored. During read operations 0 is returned.
6	EN_ACTIVE_DVS	R/W	0x1	Enables the active down ramp for DVS using the discharge 0x0 = <b>DISABLE</b> 0x1 = <b>ENABLE</b>
5:4	DVS_SLEW_RAMP	R/W	0x0	Sets the positive and negative Vo slew rate for DVS 0x0 = <b>40mV/us</b> 0x1 = 20mV/us 0x2 = 1mV/us 0x3 = 0.5mV/us
3:2	DISCHARGE_STRENGTH	R/W	0x0	Sets the discharge current for the Vo discharge 0x0 = <b>SLOW (25mA)</b> 0x1 = MEDIUM (50mA) 0x2 = FAST (75mA) 0x3 = FAST (75mA)
1	DISCHARGE_CONFIG0	R/W	0x0	Selects the discharge together with CONV_EN 0x0 = <b>DISABLE</b> 0x1 = <b>ENABLE</b>
0	DISCHARGE_CONFIG1	R/W	0x0	Selects the discharge until the VTH DISCH 0x0 = <b>DISABLE</b> 0x1 = <b>ENABLE</b>

### 8.11 MFR\_SPECIFIC\_D3 Register (Address = 0xD3) [Reset = 0x20]

MFR\_SPECIFIC\_D3 is shown in [Table 8-13](#).

Return to the [Summary Table](#).

**Table 8-13. MFR\_SPECIFIC\_D3 Register Field Descriptions**

Bit	Field	Type	Reset	Description
7	EN_IVP	R/W	0x0	Enabled input voltage protection. 0x0 = <b>DISABLE</b> 0x1 = <b>ENABLE</b>
6	SEL_IVR	R/W	0x0	Selected input voltage regulation instead of the input voltage protection. 0x0 = <b>DISABLE</b> 0x1 = <b>ENABLE</b>
5	VDET_EN	R/W	0x1	Enables internal VDET function 0x0 = <b>DISABLE</b> 0x1 = <b>ENABLE</b>
4:0	VDET_FALL	R/W	0x0	VDET falling threshold 0x0 = <b>2.7V</b> 0x1 = 2.9V 0x2 = 3.1V 0x3 = 3.3V 0x4 = 3.5V 0x5 = 3.7V 0x6 = 3.9V 0x7 = 4.1V 0x8 = 4.3V 0x9 = 4.5V 0xA = 4.7V 0xB = 4.9V 0xC = 5.1V 0xD = 5.3V 0xE = 5.5V 0xF = 5.7V 0x10 = 5.9V 0x11 = 6.1V 0x12 = 6.3V 0x13 = 6.5V 0x14 = 6.7V 0x15 = 6.9V 0x16 = 7.1V 0x17 = 7.3V 0x18 = 7.5V 0x19 = 7.7V 0x1A = 7.9V 0x1B = 8.1V 0x1C = 8.3V 0x1D = 8.5V 0x1E = 8.7V 0x1F = 8.9V



## 8.12 MFR\_SPECIFIC\_D4 Register (Address = 0xD4) [Reset = 0x03]

MFR\_SPECIFIC\_D4 is shown in [Table 8-14](#).

Return to the [Summary Table](#).

**Table 8-14. MFR\_SPECIFIC\_D4 Register Field Descriptions**

Bit	Field	Type	Reset	Description
7:5	NIL	R	0x0	This bit is not implemented in hardware. During write operations data for this bit is ignored. During read operations 0 is returned.
4:0	VDET_RISE	R/W	0x3	VDET rising threshold 0x0 = 2.8V 0x1 = 3V 0x2 = 3.2V 0x3 = <b>3.4V</b> 0x4 = 3.6V 0x5 = 3.8V 0x6 = 4V 0x7 = 4.2V 0x8 = 4.4V 0x9 = 4.6V 0xA = 4.8V 0xB = 5V 0xC = 5.2V 0xD = 5.4V 0xE = 5.6V 0xF = 5.8V 0x10 = 6V 0x11 = 6.2V 0x12 = 6.4V 0x13 = 6.6V 0x14 = 6.8V 0x15 = 7V 0x16 = 7.2V 0x17 = 7.4V 0x18 = 7.6V 0x19 = 7.8V 0x1A = 8V 0x1B = 8.2V 0x1C = 8.4V 0x1D = 8.6V 0x1E = 8.8V 0x1F = 9V

### 8.13 MFR\_SPECIFIC\_D5 Register (Address = 0xD5) [Reset = 0x3F]

MFR\_SPECIFIC\_D5 is shown in [Table 8-15](#).

Return to the [Summary Table](#).

**Table 8-15. MFR\_SPECIFIC\_D5 Register Field Descriptions**

Bit	Field	Type	Reset	Description
7:6	NIL	R	0x0	This bit is not implemented in hardware. During write operations data for this bit is ignored. During read operations 0 is returned.

**Table 8-15. MFR\_SPECIFIC\_D5 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
5:0	V_OVP2	R/W	0x3F	<p>OVP2 threshold voltage</p> <p>0x0 = 4.00V</p> <p>0x1 = 4.500V</p> <p>0x2 = 5.000V</p> <p>0x3 = 5.500V</p> <p>0x4 = 6.000V</p> <p>0x5 = 6.500V</p> <p>0x6 = 7.000V</p> <p>0x7 = 7.500V</p> <p>0x8 = 8.000V</p> <p>0x9 = 8.500V</p> <p>0xA = 9.000V</p> <p>0xB = 9.500V</p> <p>0xC = 10.000V</p> <p>0xD = 10.500V</p> <p>0xE = 11.000V</p> <p>0xF = 11.500V</p> <p>0x10 = 12.000V</p> <p>0x11 = 12.500V</p> <p>0x12 = 13.000V</p> <p>0x13 = 13.500V</p> <p>0x14 = 14.000V</p> <p>0x15 = 14.500V</p> <p>0x16 = 15.000V</p> <p>0x17 = 15.500V</p> <p>0x18 = 16.000V</p> <p>0x19 = 17.000V</p> <p>0x1A = 18.000V</p> <p>0x1B = 19.000V</p> <p>0x1C = 20.000V</p> <p>0x1D = 21.000V</p> <p>0x1E = 22.000V</p> <p>0x1F = 23.000V</p> <p>0x20 = 24.000V</p> <p>0x21 = 25.000V</p> <p>0x22 = 26.000V</p> <p>0x23 = 27.000V</p> <p>0x24 = 28.000V</p> <p>0x25 = 29.000V</p> <p>0x26 = 30.000V</p> <p>0x27 = 31.000V</p> <p>0x28 = 32.000V</p> <p>0x29 = 33.000V</p> <p>0x2A = 34.000V</p> <p>0x2B = 35.000V</p> <p>0x2C = 36.000V</p> <p>0x2D = 37.000V</p> <p>0x2E = 38.000V</p> <p>0x2F = 39.000V</p> <p>0x30 = 40.000V</p> <p>0x31 = 41.000V</p> <p>0x32 = 42.000V</p> <p>0x33 = 43.000V</p> <p>0x34 = 44.000V</p> <p>0x35 = 45.000V</p> <p>0x36 = 46.000V</p> <p>0x37 = 47.000V</p> <p>0x38 = 48.000V</p> <p>0x39 = 49.000V</p> <p>0x3A = 50.000V</p> <p>0x3B = 51.000V</p> <p>0x3C = 52.000V</p> <p>0x3D = 53.000V</p> <p>0x3E = 54.000V</p>

**Table 8-15. MFR\_SPECIFIC\_D5 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
				0x3F = 55.000V

#### 8.14 MFR\_SPECIFIC\_D6 Register (Address = 0xD6) [Reset = 0x15]

MFR\_SPECIFIC\_D6 is shown in [Table 8-16](#).

Return to the [Summary Table](#).

PS\_Config0 Power stage Configuration

**Table 8-16. MFR\_SPECIFIC\_D6 Register Field Descriptions**

Bit	Field	Type	Reset	Description
7:6	CONFIG_SYNC_PIN	R/W	0x0	Selects the SYNC function to maintain parallel operation 0x0 = <b>Input sync on rising edge</b> 0x1 = Input sync on falling edge 0x2 = Sync output from internal rising edge 0x3 = Sync output from internal falling edge (180deg phase)
5	EN_CONST_TDEAD	R/W	0x0	Forces a constant deadtime for the setting of SEL_MIN_DEADTIME_GDRV. Disables frequency dependency of min Tdead 0x0 = <b>DISABLE</b> 0x1 = <b>ENABLE</b>
4	SEL_SCALE_DT	R/W	0x1	Scales the gate driver dead time freq dependence and 2MHz setpoint 0x0 = <b>DISABLE</b> 0x1 = <b>ENABLE</b>
3:2	SEL_MIN_DEADTIME_GDRV	R/W	0x1	Defines the minimum dead time at fsw = 2Mhz for the gate driver 0x0 = 10ns (No delay) 0x1 = <b>20ns</b> 0x2 = 40ns 0x3 = 60ns
1:0	BB_MIN_TIME_OFFSET	R/W	0x1	Scales the BB min Ton or Toff time for the gate refresh 0x0 = 0.75 x 0x1 = <b>1 x</b> 0x2 = 1.25 x 0x3 = 1.5 x

### 8.15 MFR\_SPECIFIC\_D7 Register (Address = 0xD7) [Reset = 0x18]

MFR\_SPECIFIC\_D7 is shown in [Table 8-17](#).

Return to the [Summary Table](#).

**Table 8-17. MFR\_SPECIFIC\_D7 Register Field Descriptions**

Bit	Field	Type	Reset	Description
7:6	NIL	R	0x0	This bit is not implemented in hardware. During write operations data for this bit is ignored. During read operations 0 is returned.
5:4	SEL_INDUC_DERATE	R/W	0x1	Select the inductor de-rating for PSM mode to slope 0x0 = DISABLE 0x1 = <b>20%</b> 0x2 = 30% 0x3 = 40%
3:0	SEL_SLOPE_COMP	R/W	0x8	Select slope comp current, as ratio of RT current 0x0 = 0.125 0x1 = 0.25 0x2 = 0.375 0x3 = 0.5 0x4 = 0.625 0x5 = 0.75 0x6 = 0.875 0x7 = 1 0x8 = <b>1.5</b> 0x9 = 2 0xA = 2.5 0xB = 3 0xC = 3.5 0xD = 4 0xE = 4.5 0xF = 5

## 8.16 MFR\_SPECIFIC\_D8 Register (Address = 0xD8) [Reset = 0x84]

MFR\_SPECIFIC\_D8 is shown in [Table 8-18](#).

Return to the [Summary Table](#).

**Table 8-18. MFR\_SPECIFIC\_D8 Register Field Descriptions**

Bit	Field	Type	Reset	Description
7	SEL_FB_DIV20	R/W	0x1	Select internal FB divider ratio of 20 0x0 = DIV10 0x1 = <b>DIV20</b>
6	EN_CDC	R/W	0x0	Enables the cable drop compensation 0x0 = <b>DISABLE</b> 0x1 = ENABLE
5:4	CDC_GAIN	R/W	0x0	Selects the Gain for the CDC voltage (1V) with respect to Vout 0x0 = <b>0.250V</b> 0x1 = 0.500V 0x2 = 1.000V 0x3 = 2.000V
3:2	SEL_DRV1_SEQ	R/W	0x1	Select the sequencing for the DRV 1 operation 0x0 = Pull-Low/ CP running if converter operation is off 0x1 = <b>Pull-Low/ CP running if converter operation is on</b> 0x2 = FORCE ACTIVE 0x3 = FORCE OFF
1:0	SEL_DRV1_SUP	R/W	0x0	Select the driver configuration for DRV1 pin 0x0 = <b>Open Drain (active = pull low)</b> 0x1 = Vout 0x2 = VBIAS 0x3 = VCC2 (Charge Pump driver)

### 8.17 MFR\_SPECIFIC\_D9 Register (Address = 0xD9) [Reset = 0x2C]

MFR\_SPECIFIC\_D9 is shown in [Table 8-19](#).

Return to the [Summary Table](#).

**Table 8-19. MFR\_SPECIFIC\_D9 Register Field Descriptions**

Bit	Field	Type	Reset	Description
7:6	NIL	R	0x0	This bit is not implemented in hardware. During write operations data for this bit is ignored. During read operations 0 is returned.
5	SEL_ISET_PIN	R/W	0x1	Forces the ISET pin in I2C active config and disables the ILIM DAC. 0x0 = DISABLE 0x1 = <b>ENABLE</b>
4:0	PCM_WINDOW_LOW	R/W	0xC	Select the lower voltage window threshold referred to VOUT for the PCM 0x0 = 0 (Disable)% 0x1 = 2.50% 0x2 = 5% 0x3 = 7.5% 0x4 = 10% 0x5 = 12.5% 0x6 = 15% 0x7 = 17.5% 0x8 = 20% 0x9 = 22.5% 0xA = 25% 0xB = 27.5% 0xC = <b>30%</b> 0xD = 32.5% 0xE = 35% 0xF = 37.5% 0x10 = 40% 0x11 = 42.5% 0x12 = 45% 0x13 = 47.5% 0x14 = 50% 0x15 = 52.5% 0x16 = 55% 0x17 = 57.5% 0x18 = 60% 0x19 = 62.5% 0x1A = 65% 0x1B = 67.5% 0x1C = 70% 0x1D = 72.5% 0x1E = 75% 0x1F = 77.5%



### 8.18 IVP\_VOLTAGE Register (Address = 0xDA) [Reset = 0xFF]

IVP\_VOLTAGE is shown in [Table 8-20](#).

Return to the [Summary Table](#).

**Table 8-20. IVP\_VOLTAGE Register Field Descriptions**

Bit	Field	Type	Reset	Description
7:0	V_IVP	R/W	0xFF	Input Overvoltage Protection and Regulation Threshold 0x0 = 4.75V 0x1 = 4.875V 0x2 = 5.000V 0x3 = 5.125V 0x4 = 5.250V 0x5 = 5.375V 0x6 = 5.500V 0x7 = 5.625V 0x8 = 5.750V 0x9 = 5.875V 0xA = 6.000V 0xB = 6.125V 0xC = 6.250V 0xD = 6.375V 0xE = 6.500V 0xF = 6.625V 0x10 = 6.750V 0x11 = 6.875V 0x12 = 7.000V 0x13 = 7.125V 0x14 = 7.250V 0x15 = 7.375V 0x16 = 7.500V 0x17 = 7.625V 0x18 = 7.750V 0x19 = 7.875V 0x1A = 8.000V 0x1B = 8.125V 0x1C = 8.250V 0x1D = 8.375V 0x1E = 8.500V 0x1F = 8.625V 0x20 = 8.750V 0x21 = 8.875V 0x22 = 9.000V 0x23 = 9.125V 0x24 = 9.250V 0x25 = 9.375V 0x26 = 9.500V 0x27 = 9.625V 0x28 = 9.750V 0x29 = 9.875V 0x2A = 10.000V 0x2B = 10.125V 0x2C = 10.250V 0x2D = 10.375V 0x2E = 10.500V 0x2F = 10.625V 0x30 = 10.750V 0x31 = 10.875V 0x32 = 11.000V 0x33 = 11.125V 0x34 = 11.250V 0x35 = 11.375V 0x36 = 11.500V 0x37 = 11.625V 0x38 = 11.750V 0x39 = 11.875V 0x3A = 12.000V 0x3B = 12.125V 0x3C = 12.250V 0x3D = 12.375V 0x3E = 12.500V 0x3F = 12.625V

**Table 8-20. IVP\_VOLTAGE Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
				0x40 = 12.750V
				0x41 = 12.875V
				0x42 = 13.000V
				0x43 = 13.125V
				0x44 = 13.250V
				0x45 = 13.375V
				0x46 = 13.500V
				0x47 = 13.625V
				0x48 = 13.750V
				0x49 = 13.875V
				0x4A = 14.000V
				0x4B = 14.125V
				0x4C = 14.250V
				0x4D = 14.375V
				0x4E = 14.500V
				0x4F = 14.625V
				0x50 = 14.750V
				0x51 = 14.875V
				0x52 = 15.000V
				0x53 = 15.125V
				0x54 = 15.250V
				0x55 = 15.375V
				0x56 = 15.500V
				0x57 = 15.625V
				0x58 = 15.750V
				0x59 = 15.875V
				0x5A = 16.000V
				0x5B = 16.125V
				0x5C = 16.250V
				0x5D = 16.375V
				0x5E = 16.500V
				0x5F = 16.625V
				0x60 = 16.750V
				0x61 = 16.875V
				0x62 = 17.000V
				0x63 = 17.125V
				0x64 = 17.250V
				0x65 = 17.375V
				0x66 = 17.500V
				0x67 = 17.625V
				0x68 = 17.750V
				0x69 = 17.875V
				0x6A = 18.000V
				0x6B = 18.125V
				0x6C = 18.250V
				0x6D = 18.375V
				0x6E = 18.500V
				0x6F = 18.625V
				0x70 = 18.750V
				0x71 = 18.875V
				0x72 = 19.000V
				0x73 = 19.125V
				0x74 = 19.250V
				0x75 = 19.375V
				0x76 = 19.500V
				0x77 = 19.625V
				0x78 = 19.750V
				0x79 = 19.875V
				0x7A = 20.000V
				0x7B = 20.125V
				0x7C = 20.250V
				0x7D = 20.375V
				0x7E = 20.500V
				0x7F = 20.625V
				0x80 = 20.750V

**Table 8-20. IVP\_VOLTAGE Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
				0x81 = 20.875V
				0x82 = 21.000V
				0x83 = 21.125V
				0x84 = 21.250V
				0x85 = 21.375V
				0x86 = 21.500V
				0x87 = 21.625V
				0x88 = 21.750V
				0x89 = 21.875V
				0x8A = 22.000V
				0x8B = 22.125V
				0x8C = 22.250V
				0x8D = 22.375V
				0x8E = 22.500V
				0x8F = 22.625V
				0x90 = 22.750V
				0x91 = 22.875V
				0x92 = 23.000V
				0x93 = 23.125V
				0x94 = 23.250V
				0x95 = 23.500V
				0x96 = 23.750V
				0x97 = 24.000V
				0x98 = 24.250V
				0x99 = 24.500V
				0x9A = 24.750V
				0x9B = 25.000V
				0x9C = 25.250V
				0x9D = 25.500V
				0x9E = 25.750V
				0x9F = 26.000V
				0xA0 = 26.250V
				0xA1 = 26.500V
				0xA2 = 26.750V
				0xA3 = 27.000V
				0xA4 = 27.250V
				0xA5 = 27.500V
				0xA6 = 27.750V
				0xA7 = 28.000V
				0xA8 = 28.250V
				0xA9 = 28.500V
				0xAA = 28.750V
				0xAB = 29.000V
				0xAC = 29.250V
				0xAD = 29.500V
				0xAE = 29.750V
				0xAF = 30.000V
				0xB0 = 30.250V
				0xB1 = 30.500V
				0xB2 = 30.750V
				0xB3 = 31.000V
				0xB4 = 31.250V
				0xB5 = 31.500V
				0xB6 = 31.750V
				0xB7 = 32.000V
				0xB8 = 32.250V
				0xB9 = 32.500V
				0xBA = 32.750V
				0xBB = 33.000V
				0xBC = 33.250V
				0xBD = 33.500V
				0xBE = 33.750V
				0xBF = 34.000V
				0xC0 = 34.250V
				0xC1 = 34.500V

**Table 8-20. IVP\_VOLTAGE Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
				0xC2 = 34.750V
				0xC3 = 35.000V
				0xC4 = 35.250V
				0xC5 = 35.500V
				0xC6 = 35.750V
				0xC7 = 36.000V
				0xC8 = 36.250V
				0xC9 = 36.500V
				0xCA = 36.750V
				0xCB = 37.000V
				0xCC = 37.250V
				0xCD = 37.500V
				0xCE = 37.750V
				0xCF = 38.000V
				0xD0 = 38.250V
				0xD1 = 38.500V
				0xD2 = 38.750V
				0xD3 = 39.000V
				0xD4 = 39.250V
				0xD5 = 39.500V
				0xD6 = 39.750V
				0xD7 = 40.000V
				0xD8 = 40.250V
				0xD9 = 40.500V
				0xDA = 40.750V
				0xDB = 41.000V
				0xDC = 41.250V
				0xDD = 41.500V
				0xDE = 41.750V
				0xDF = 42.000V
				0xE0 = 42.250V
				0xE1 = 42.500V
				0xE2 = 42.750V
				0xE3 = 43.000V
				0xE4 = 43.250V
				0xE5 = 43.500V
				0xE6 = 43.750V
				0xE7 = 44.000V
				0xE8 = 44.250V
				0xE9 = 44.500V
				0xEA = 44.750V
				0xEB = 45.000V
				0xEC = 45.250V
				0xED = 45.500V
				0xEE = 45.750V
				0xEF = 46.000V
				0xF0 = 46.250V
				0xF1 = 46.500V
				0xF2 = 46.750V
				0xF3 = 47.000V
				0xF4 = 47.250V
				0xF5 = 47.500V
				0xF6 = 47.750V
				0xF7 = 48.000V
				0xF8 = 48.250V
				0xF9 = 48.500V
				0xFA = 48.750V
				0xFB = 49.000V
				0xFC = 49.250V
				0xFD = 49.500V
				0xFE = 49.750V
				0xFF = <b>50.000V</b>

## 9 Application and Implementation


### Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

## 9.1 Application Information

The LM51772-Q1 is a wide input voltage, synchronous, non-inverting buck-boost controller, designed for applications that need a regulated output voltage from an input supply range higher or lower than the output voltage. To expedite and streamline the process of designing the external circuits and select the components, a comprehensive [quickstart calculator](#) is available for download to assist the designer with component selection for a given application.

## 9.2 Typical Application



### Figure 9-1. Simplified Schematic of a Typical Application

### 9.2.1 Design Requirements

Table 9-1 shows the intended input, output, and performance parameters for a typical design example.

### Table 9-1. Design Parameters

Parameter	Value
V <sub>I</sub> minimum	8V
V <sub>I</sub> typical = V <sub>I</sub> start-up	12V
V <sub>I</sub> maximum	32V
V <sub>O</sub> nominal	12V
P <sub>O</sub> maximum	100W

## 9.2.2 Detailed Design Procedure

### 9.2.2.1 Custom Design with WEBENCH Tools

[Click here](#) to create a custom design using the LM51772-Q1 device with the WEBENCH® Power Designer.

1. Start by entering the  $V_{IN}$ ,  $V_{OUT}$  and  $I_{OUT}$  requirements.
2. Optimize the design for key parameters like efficiency, footprint and cost using the optimizer dial and compare this design with other possible applications from Texas Instruments.
3. WEBENCH Power Designer provides a customized schematic along with a list of materials with real time pricing and component availability.
4. In most cases, WEBENCH Power Designer also provides:
  - Run electrical simulations to see important waveforms and circuit performance,
  - Run thermal simulations to understand the thermal performance of the board,
  - Export the customized schematic and layout into popular CAD formats,
  - Print PDF reports for the design, and share the design with colleagues.
5. Get more information about WEBENCH tools at [www.ti.com/webench](http://www.ti.com/webench).

### 9.2.2.2 Frequency

The switching frequency of LM51772-Q1 is set by an  $R_T$  resistor connected from the RT/SYNC pin to AGND. The  $R_T$  resistor required to set the desired frequency is calculated using [Equation 32](#). A 1% standard resistor of 78.7k $\Omega$  is selected for  $f_{SW} = 400\text{kHz}$ .

$$R_{(RT)} = \frac{1}{32 \times 12^{-12} \times f_{SW}} = 78.13\text{k}\Omega \quad (32)$$

### 9.2.2.3 Feedback Divider

The feedback voltage divider is found with [Equation 33](#):

$$R_{FB,top} = \frac{(V_{(VOUT)} - V_{(REF)})}{V_{(REF)}} \times R_{FB,bot} \quad (33)$$

For the 12V output, an upper resistor of 82.0k $\Omega$  and a lower resistor of 7.5k $\Omega$  have been selected.

[FB Pin Resistor Divider Examples with  \$R\_{FB,top} = 71.5\text{k}\Omega\$](#)  shows an overview of a possible selection for the feedback divider resistors over common output voltages.

**Table 9-2. FB Pin Resistor Divider Examples with  $R_{FB,top} = 71.5\text{k}\Omega$**

$V_O$ – Target	$R_{FB,bot}$ – Calculation	$R_{FB,bot}$ – E48 Series	$V_O$ Nominal	Error from FB Resistor
5V	17.9k $\Omega$	17.8k $\Omega$	5.02V	0.3%
9V	8.94k $\Omega$	9.09k $\Omega$	8.87V	-1.5%
12V	6.50k $\Omega$	6.59k $\Omega$	12.02V	0.1%
16V	4.77k $\Omega$	4.87k $\Omega$	15.68V	-2.0%
24V	3.11k $\Omega$	3.16k $\Omega$	23.63V	-1.6%
28V	2.65k $\Omega$	2.61k $\Omega$	28.39V	1.4%
36V	2.04k $\Omega$	2.05k $\Omega$	35.88V	-0.3%
42V	1.74k $\Omega$	1.78k $\Omega$	41.17V	-2.0%
48V	1.50k $\Omega$	1.54k $\Omega$	47.43V	-1.2%

### 9.2.2.4 Inductor and Current Sense Resistor Selection

The inductor selection is based on consideration of both buck and boost modes of operation and the range of the supported slope compensation. As inductor and current sense resistor influencing each other both needs to be selected depending on each other. A good starting point is to set the current sense resistor to have an average current level of 60% of the overcurrent detection level. This considers an inductor ripple  $\Delta I_L$  of 20% and a margin of 20% to the overcurrent detection level. The highest inductor current appears at the lowest input voltage.

$$I_{L\ Peak, \max, \text{est.}} = \frac{V_{OUT}}{V_{IN, \min}} \times I_{OUT} \times 1.4 = 17.5A \quad (34)$$

The sense resistor is calculated with:

$$R_{CS} = \frac{V_{th+(CSB-CSA), \text{nom}}}{I_{L\ Peak, \max, \text{est.}}} = 2.85m\Omega \quad (35)$$

The inductor is selected with have a mid-level slope compensation and calculated with:

$$L = \frac{R_{CS} \times 625}{f_{SW}} = 3.9\mu H \quad (36)$$

Additionally, the inductor selection can be based on the peak-to-peak current ripple  $\Delta I_L$  for buck and boost mode, depending if better efficiency for buck or boost operation is important. The target inductance for buck mode with approximately 60% of the maximum inductor current at the maximum input voltage is:

$$L_{BUCK} = \frac{(V_{IN(\text{MAX})} - V_{OUT}) \times V_{OUT}}{0.6 \times I_{OUT(\text{MAX})} \times f_{SW} \times V_{IN(\text{MAX})}} = 117nH \quad (37)$$

The target inductance for boost mode with approximately 30% of the maximum inductor current at the maximum input voltage is:

$$L_{BOOST} = \frac{V_{IN(\text{MIN})}^2 \times (V_{OUT} - V_{IN(\text{MIN})})}{0.3 \times I_{OUT(\text{MAX})} \times f_{SW} \times V_{OUT}^2} = 1.79\mu H \quad (38)$$

For this application, an inductor with 3.3 $\mu$ H is selected.

The peak inductor current occurs at in this configuration occurs at minimum input voltage and with an efficiency of 95% is given by:

$$I_{L\ Peak\ Boost} = \frac{V_{OUT} \times I_{OUT}}{\eta \times V_{IN, \min}} + \frac{V_{IN, \min} \times (V_{OUT} - V_{IN, \min})}{2 \times L \times f_{SW} \times V_{OUT}} = 14.1A \quad (39)$$

For the current sense resistor a margin of 20% is considered to have enough headroom for the dynamic responses, for example load step regulation. To verify that the maximum output current be delivered, the minimum level of the peak current limit threshold is used:

$$R_{CS} = \frac{V_{th+(CSB-CSA), \min}}{I_{L\ Peak\ Boost}} = 3.2m\Omega \quad (40)$$

The standard value of  $R_{CS} = 2.5m\Omega$  with 2 times 5m $\Omega$  is selected. With the two resistors in parallel, parasitic inductance is also reduced. The maximum power dissipation in  $R_{CS}$  happens at  $V_{IN(\text{MAX})}$ :

$$P_{R_{CS}(\text{Max})} = \left( \frac{V_{th+(CSB-CSA), \max}}{R_{CS}} \right)^2 \times R_{CS} \times \left( 1 - \frac{V_{OUT}}{V_{IN(\text{MAX})}} \right) = 0.704W \quad (41)$$



### 9.2.2.5 Output Capacitor

In boost mode, the output capacitor conducts high ripple current. The output capacitor RMS ripple current is given by:

$$I_{\text{COUT(RMS)}} = I_{\text{OUT}} \times \sqrt{\frac{V_{\text{OUT}}}{V_{\text{IN}}} - 1} \quad (42)$$

where the minimum  $V_{\text{IN}}$  corresponds to the maximum capacitor current.

In this example, the maximum output ripple RMS current is  $I_{\text{COUT(RMS)}} = 5.9\text{A}$ . A  $3\text{m}\Omega$  output capacitor ESR causes an output ripple voltage of  $37.4\text{mV}$  as given by:

$$\Delta V_{\text{RIPPLE(ESR)}} = \frac{I_{\text{OUT}} \times V_{\text{OUT}}}{V_{\text{IN(MIN)}}} \times \text{ESR} \quad (43)$$

A  $80\mu\text{F}$  output capacitor causes a capacitive ripple voltage of  $86.5\text{mV}$  as given by:

$$\Delta V_{\text{RIPPLE(COUT)}} = \frac{I_{\text{OUT}} \times \left(1 - \frac{V_{\text{IN(MIN)}}}{V_{\text{OUT}}}\right)}{C_{\text{OUT}} \times f_{\text{SW}}} \quad (44)$$

Typically, a combination of ceramic and bulk capacitors is needed to provide low ESR and high ripple current capacity. [Section 9.2](#) shows a good starting point for  $C_{\text{OUT}}$  for typical applications.

### 9.2.2.6 Input Capacitor

In buck mode, the input capacitor supplies high ripple current. The RMS current in the input capacitor is given by:

$$I_{\text{CIN(RMS)}} = I_{\text{OUT}} \times \sqrt{D \times (1 - D)} \quad (45)$$

The maximum RMS current occurs at  $D = 0.5$ , which gives  $I_{\text{CIN(RMS)}} = I_{\text{OUT}} / 2 = 4.2\text{A}$ . A combination of ceramic and bulk capacitors provides a short path for high di/dt current and to reduces the output voltage ripple. [Figure 9-1](#) is a good starting point for  $C_{\text{IN}}$  for typical applications.

### 9.2.2.7 Slope Compensation

For stable current loop operation and to avoid subharmonic oscillations, the slope resistor is selected based on [Equation 46](#).

For the calculation of the  $m_{\text{SC}}$  value for the Slope Compensation use the effective inductance at the maximum inductor current (set by the current limit). With a  $R_{\text{CS}}$  of  $2.5\text{m}\Omega$  the current limit is set to  $20\text{A}$  (typically). For the used inductor the inductance does decrease to  $L_{\text{eff}} = 2.5\mu\text{H}$  at this peak current.

$$m_{\text{SC}} = \frac{R_{\text{CS}}}{f_{\text{sw}} \times L_{\text{eff}}} \times 625 = 1.6 \quad (46)$$

The next higher value has to be selected which is 2 and then be set via  $R_{\text{CFG1}}$  or the I2C interface.

This slope compensation results in “dead-beat” operation, in which the current loop disturbances die out in one switching cycle. Theoretically, a current mode loop is stable with half the “dead-beat” slope (considered already in the calculated slope resistor value in [Equation 46](#)). A larger  $m_{\text{sc}}$  value results in larger slope signal, which is better for noise immunity in the transition region ( $V_{\text{IN}}$  is approximately equal to  $V_{\text{OUT}}$ ). A larger slope signal, however, restricts the achievable input voltage range for a given output voltage, switching frequency, and inductor. For this design, a slope compensation factor of 2 (see Configuration Pin CFG2) is selected for better transition region behavior while still providing the required  $V_{\text{IN}}$  range.

The inductor derating is around 24% and the settling for 30% derating can be used (see Configuration Pin CFG3) or set using I2C.

### 9.2.2.8 UVLO Divider

The UVLO resistor divider need to be designed for turn-on below 7.8V. Selecting  $R_{UVLO,top} = 44.2k\Omega$  gives a UVLO hysteresis of 0.8V based on Equation 47. The lower UVLO resistor is selected using:

$$V_{(VIN, IT+, UVLO)} = V_{IT+ (UVLO)} \times \left(1 + \frac{R_{UVLO,top}}{R_{UVLO,bot}}\right) + R_{UVLO,top} \times I_{(UVLO,hyst)} \quad (47)$$

A standard value of 9.09kΩ is selected for  $R_{UVLO,bot}$ .

When programming the UVLO threshold for lower input voltage operation, select MOSFETs with gate (Miller) plateau voltage lower than the minimum  $V_{IN}$ .

### 9.2.2.9 Soft-Start Capacitor

The soft-start time is programmed using the soft-start capacitor. The relationship between  $C_{SS}$  and the soft-start time is given by:

$$C_{SS} = \frac{I_{SS} \times t_{SS}}{V_{Ref}} = 18 \text{ nF} \quad (48)$$

$C_{SS} = 18\text{nF}$  gives a soft-start time of 1.8ms.

### 9.2.2.10 MOSFETs QH1 and QL1

The input side MOSFETs QH1 (Q1) and QL1 (Q2) need to withstand the maximum input voltage of 48V. In addition, MOSFETs need to withstand the transient spikes at SW1 during switching. Therefore, QH1 and QL1 need to be rated for 58V or higher. The gate plateau voltages of the MOSFETs need to be smaller than the minimum input voltage of the converter, otherwise, the MOSFETs do not fully enhance during start-up or overload conditions.

The power loss in QH1 in boost mode is approximated by:

$$P_{COND(QH1)} = \left(I_{OUT} \times \frac{V_{OUT}}{V_{IN}}\right)^2 \times R_{DS, On(QH1)} \quad (49)$$

The power loss in QH1 in buck mode consists of both conduction and switching loss components given by Equation 50 and Equation 51, respectively:

$$P_{COND(QH1)} = \left(I_{OUT} \times \frac{V_{OUT}}{V_{IN}}\right)^2 \times R_{DS, On(QH1)} \quad (50)$$

$$P_{SW(QH1)} = \frac{1}{2} \times V_{IN} \times I_{OUT} \times (t_r + t_f) \times f_{SW} \quad (51)$$

The rise ( $t_r$ ) and the fall ( $t_f$ ) times are based on the MOSFET data sheet information or measured in the lab. Typically, a MOSFET with smaller  $R_{DS, On}$  (smaller conduction loss) has longer rise and fall times (larger switching loss).

The power loss in QL1 in the buck mode of operation is shown in Equation 52:

$$P_{COND(QL1)} = \left(1 - \frac{V_{OUT}}{V_{IN}}\right) \times I_{OUT}^2 \times R_{DS, On(QL1)} \quad (52)$$

### 9.2.2.11 MOSFETs QH2 and QL2

The output side MOSFETs QH2 (Q4) and QL2 (Q3) see the output voltage of 48V and additional transient spikes at SW2 during switching. Therefore, QH2 and QL2 need to be rated for 58V or more. The gate plateau voltages of the MOSFETs need to be smaller than the minimum input voltage of the converter, otherwise, the MOSFETs do not always fully enhance during start-up or overload conditions.

The power loss in QH2 in buck mode of operation is approximated by:

$$P_{COND(QH2)} = I_{OUT}^2 \times R_{DS, On(QH2)} \quad (53)$$

The power loss in QL2 in the boost mode of operation consists of both conduction and switching loss components given by:

$$P_{COND(QL2)} = \left(1 - \frac{V_{IN}}{V_{OUT}}\right) \times \left(I_{OUT} \times \frac{V_{OUT}}{V_{IN}}\right)^2 \times R_{DS, On(QL2)} \quad (54)$$

and, respectively:

$$P_{SW(QL2)} = \frac{1}{2} \times V_{OUT} \times \left(I_{OUT} \times \frac{V_{OUT}}{V_{IN}}\right) \times (t_r + t_f) \times f_{SW} \quad (55)$$

The rise ( $t_r$ ) and the fall ( $t_f$ ) times is obtained by the MOSFET data sheet information or measured in the lab. Typically, a MOSFET with smaller  $R_{DS, On}$  (lower conduction loss) has longer rise and fall times (larger switching loss).

The power loss in QH2 in the boost mode of operation is shown below:

$$P_{COND(QH2)} = \frac{V_{IN}}{V_{OUT}} \times \left(I_{OUT} \times \frac{V_{OUT}}{V_{IN}}\right)^2 \times R_{DS, On(QH2)} \quad (56)$$

### 9.2.2.12 Loop Compensation

This section presents the control loop compensation design procedure for the LM51772-Q1 buck-boost controller. The LM51772-Q1 operates mainly in buck or boost modes, separated by a transition region, and therefore, the control loop design is done for both buck and boost operating modes. Then, a final selection of compensation is made based on the mode that is more restrictive from a loop stability point of view. Typically, for a converter designed to go deep into both buck and boost operating regions, the boost compensation design is more restrictive due to the presence of a right half plane zero (RHPZ) in boost mode.

The boost power stage output pole location is given by:

$$f_{p1(boost)} = \frac{1}{2\pi} \left( \frac{2}{R_{OUT} \times C_{OUT}} \right) = 2.75\text{kHz} \quad (57)$$

where

- $R_{OUT} = 1.45\Omega$  corresponds to the maximum load of 8.3A.

The boost power stage ESR zero location is given by:

$$f_{z1} = \frac{1}{2\pi} \left( \frac{1}{R_{ESR} \times C_{OUT}} \right) = 398\text{kHz} \quad (58)$$

The boost power stage RHP zero location is given by:

$$f_{RHP} = \frac{1}{2\pi} \left( \frac{R_{OUT} \times (1 - D_{MAX})^2}{L_1} \right) = 55.3\text{kHz} \quad (59)$$

where

- $D_{MAX}$  is the maximum duty cycle at the minimum  $V_{IN}$ .

The buck power stage output pole location is given by:

$$f_{p1(buck)} = \frac{1}{2\pi} \left( \frac{1}{R_{OUT} \times C_{OUT}} \right) = 1.37\text{kHz} \quad (60)$$

The buck power stage ESR zero location is the same as the boost power stage ESR zero.

Equation 59 shows that RHP zero is the main factor limiting the achievable bandwidth. For a robust design, the crossover frequency needs to be less than 1/3 of the RHP zero frequency. Given the position of the RHP zero, a reasonable target bandwidth in boost operation is around 8kHz:

$$f_{bw} = 10\text{kHz} \quad (61)$$

For some power stages, the boost RHP zero is not as restrictive, which happens when the boost maximum duty cycle ( $D_{MAX}$ ) is small, or when a really small inductor is used. In those cases, compare the limits posed by the RHP zero ( $f_{RHP} / 3$ ) with 1/20 of the switching frequency and use the smaller of the two values as the achievable bandwidth.

The compensation zero is placed at 1.5 times the boost output pole frequency. Keep in mind that this locates the zero at three times the buck output pole frequency, which results in approximately 30 degrees of phase loss before crossover of the buck loop and 15 degrees of phase loss at intermediate frequencies for the boost loop:

$$f_{ZC} = 4.2\text{kHz} \quad (62)$$

The compensation gain resistor,  $R_{c1}$ , is calculated with:

$$R_{c1} = \frac{2\pi \times f_{bw}}{g_{mEA}} \times \frac{R_{FB1} + R_{FB2}}{R_{FB2}} \times \frac{A_{CS} \times R_{CS} \times C_{OUT}}{1 - D_{MAX}} \times \frac{1}{\sqrt{1 + \left( \frac{f_{bw}}{f_{RHP}} \right)^2}} = 2.77\text{k}\Omega \quad (63)$$

where

- $D_{MAX}$  is the maximum duty cycle at the minimum  $V_{IN}$  in boost mode.
- $A_{CS}$  is the current sense amplifier gain: 10.

The compensation capacitor,  $C_{c1}$ , is then calculated from:

$$C_{c1} = \frac{1}{2\pi \times f_{ZC} \times R_{c1}} = 13.7\text{nF} \quad (64)$$

The standard values of compensation components are selected to be  $R_{c1} = 2.7\text{k}\Omega$  and  $C_{c1} = 15\text{nF}$ .

A high frequency pole ( $f_{pc2}$ ) is placed using a capacitor ( $C_{c2}$ ) in parallel with  $R_{c1}$  and  $C_{c1}$ . Set the frequency of this pole at seven to ten times of  $f_{bw}$  to provide attenuation of switching ripple and noise on COMP while avoiding excessive phase loss at the crossover frequency. For a target  $f_{pc2} = 100\text{kHz}$ ,  $C_{c2}$  is calculated using Equation 65:

$$C_{c2} = \frac{1}{2\pi \times f_{pc2} \times R_{c1}} = 575\text{pF} \quad (65)$$

Select a standard value of 560pF for  $C_{c2}$ . These values provide a good starting point for the compensation design. Each design needs to be tuned in the lab to achieve the desired balance between stability margin across the operating range and transient response time.


### 9.2.2.13 External Component Selection

**Table 9-3. Components Example for Typical Application**


Reference	Description	Part Number	Comment
R <sub>COMP</sub>	2.7kΩ		
C <sub>COMP1</sub>	15nF, 50V Ceramic Capacitor		
C <sub>COMP2</sub>	560pF, 50V Ceramic Capacitor		
C <sub>SS</sub>	20nF, 50V Ceramic Capacitor or 20nF, 80V Ceramic Capacitor		
R <sub>FB,top</sub>	82.0kΩ		
R <sub>FB,bot</sub>	7.5kΩ		
R <sub>nFLT</sub>	10kΩ		
C <sub>LIMCOMP</sub>	68pF		
C <sub>IN1</sub>	2 × 10μF, 100V Ceramic Capacitor	C3225X7R2A106K250AC	
C <sub>IN2</sub>	3 × 27μF, 63V Aluminum Capacitor	A768KE276M1JLAE054	
M <sub>1</sub>	N-Channel 60V MOSFET, R <sub>DS(on)</sub> = 4.2mΩ	ISZ034N06LM5ATMA1	
M <sub>2</sub>	N-Channel 60V MOSFET, R <sub>DS(on)</sub> = 4.2mΩ	ISZ034N06LM5ATMA1	
M <sub>3</sub>	N-Channel 60V MOSFET, R <sub>DS(on)</sub> = 4.2mΩ	ISZ034N06LM5ATMA1	
M <sub>4</sub>	N-Channel 60V MOSFET, R <sub>DS(on)</sub> = 4.2mΩ	ISZ034N06LM5ATMA1	
R <sub>CS</sub>	2.5mΩ	2xKRL2012E-M-R005F-T5	
L <sub>1</sub>	3.3μH, DCR = 5.7mΩ	XGL1060-332MEC	
C <sub>OUT1</sub>	6 × 10μF, 100V Ceramic Capacitor	C3225X7R2A106K250AC	
C <sub>OUT2</sub>	2 × 100μF, 63V Aluminum Capacitor	A768KE276M1JLAE054	
R <sub>ISNS</sub>	10mΩ	KRL2012E-C-R010F-T05	
C <sub>BST1</sub>	0.1μF, 50V Ceramic Capacitor	GCM155R71H104KE02D	
C <sub>BST2</sub>	0.1μF, 50V Ceramic Capacitor	GCM155R71H104KE02D	
C <sub>VCC</sub>	22μF, 10V Ceramic Capacitor	GRT188R61A226ME13D	
R <sub>UVLO,top</sub>	44.5kΩ		
R <sub>UVLO,bot</sub>	9.09kΩ		
R <sub>SLOPE</sub>	5.1kΩ		
R <sub>CFG2</sub>	8.3kΩ		
R <sub>RT</sub>	78.7kΩ		

### 9.2.3 Application Curves


Below measurements are done with the LM51772EVM-HP using the LM51772-Q1.  $R_{(COMP)} = 20k\Omega$ ,  $C_{(COMP)} = 2.1nF$ ,  $C_{(HF)} = 50pF$  unless otherwise noted




**Figure 9-2. Efficiency Versus  $I_O$  (MODE = 0V,  $V_O = 12V$ )**




**Figure 9-3. Efficiency Versus  $I_O$  (MODE = VCC2,  $V_O = 12V$ )**




**Figure 9-4. Efficiency Versus  $V_I$  ( $V_O = 12V$ ,  $I_O = 5A$ )**




**Figure 9-5. Efficiency Versus  $V_I$  ( $V_O = 20V$ ,  $I_O = 5A$ )**




**Figure 9-6. Efficiency Versus  $V_I$  ( $V_O = 48V$ ,  $I_O = 5A$ )**




**Figure 9-7. PCM Efficiency Versus  $V_I$  ( $V_{(PCM,low)} = 11V$ ,  $V_{(PCM,high)} = 13V$ ,  $I_O = 5A$ , MODE = VCC2)**




**Figure 9-8. Inductor Current Boost Mode ( $V_{(VIN)} = 5V$ ,  $V_{(VOUT)} = 12V$   $I_O = 5A$ , MODE = VCC2 )**




**Figure 9-9. Inductor Current Buck-Boost Mode, ( $V_{(VIN)} = 12V$ ,  $V_{(VOUT)} = 12V$   $I_O = 5A$ , MODE = VCC2 )**




**Figure 9-10. Inductor Current Buck Mode,  $V_{(VIN)} = 36V$ ,  $V_{(VOUT)} = 12V$   $I_O = 5A$ , MODE = VCC2 )**




**Figure 9-11. Inductor Current Boost Mode ( $V_{(VIN)} = 5V$ ,  $V_{(VOUT)} = 12V$   $I_O = 0.05A$ , MODE = GND )**




**Figure 9-12. Inductor Current Boost Mode ( $V_{(VIN)} = 12V$ ,  $V_{(VOUT)} = 12V$   $I_O = 0.05A$ , MODE = GND )**




**Figure 9-13. Inductor Current Boost Mode ( $V_{(VIN)} = 36V$ ,  $V_{(VOUT)} = 12V$   $I_O = 0.05A$ , MODE = GND )**




**Figure 9-14. Device Start-up ,  $V_{(VIN)} = 12V$ ,  $V_{(VOUT)} = 12V$   $I_O = 5A$ , MODE = VCC2 )**




**Figure 9-15. Device Shutdown ( Discharge Enabled ,  $V_{(VIN)} = 12V$ ,  $V_{(VOUT)} = 12V$   $I_O = 0A$  MODE = GND )**




**Figure 9-16. Input Voltage Ramp (  $V_{(VIN)} = 14V \leftrightarrow 24V$ ,  $V_{(VOUT)} = 24V$   $I_O = 5A$  MODE = GND )**



**Figure 9-17. SCP-Hiccup protection (  $V_{(VIN)} = 12V$ ,  $V_{(VOUT)} = 12V$   $I_O = \text{short}$ , MODE = VCC2 )**




**Figure 9-18. Load Transient (  $V_{(VIN)} = 12V$ ,  $V_{(VOUT)} = 24V$   $I_O = 0.5A \leftrightarrow 5A$ , MODE = VCC2 )**




**Figure 9-19. Load Transient (  $V_{(VIN)} = 24V$ ,  $V_{(VOUT)} = 24V$   $I_O = 0.5A \leftrightarrow 5A$ , MODE = VCC2 )**







**Figure 9-20. Load Transient ( $V_{(VIN)} = 36V$ ,  $V_{(VOUT)} = 24V$   $I_O = 0.5A \leftrightarrow 5A$ , MODE = VCC2 )**




**Figure 9-21. Load Transient ( $V_{(VIN)} = 12V$ ,  $V_{(VOUT)} = 24V$   $I_O = 0.5A \leftrightarrow 5A$ , MODE = GND )**




**Figure 9-22. Load Transient ( $V_{(VIN)} = 24V$ ,  $V_{(VOUT)} = 24V$   $I_O = 0.5A \leftrightarrow 5A$ , MODE = GND )**



**Figure 9-23. Load Transient ( $V_{(VIN)} = 36V$ ,  $V_{(VOUT)} = 24V$   $I_O = 0.5A \leftrightarrow 5A$ , MODE = GND )**




**Figure 9-24. Average Output Current Limit ( $V_{(VIN)} = 12V$ ,  $V_{(VOUT)} = 12V$   $I_O = 0.5A \leftrightarrow 5A$ , MODE = VCC2, ILIM\_THRESHOLD = 0x28 (2A) )**



**Figure 9-25. Average Output Current Limit ( $V_{(VIN)} = 6V$ ,  $V_{(VOUT)} = 12V$   $I_O = 0.5A \leftrightarrow 5A$ , MODE = VCC2, ILIM\_THRESHOLD = 0x28 (2A) )**


### 9.3 USB-PD Source with Power Path



### Figure 9-26. Simplified Schematic of USB-PD Source with Power Path

Copyright © 2025 Texas Instruments Incorporated





**Figure 9-30. Simplified Schematic for a DC/DC back-up**

## 9.8 Power Supply Recommendations

The LM51772-Q1 is designed to operate over a wide input voltage range. The device is not allowed to be operated with an input supply, which characteristics are not compatible with the *Absolute Maximum Ratings* and *Recommended Operating Conditions*. Select, a input supply that is capable of delivering the required input current to the fully loaded regulator. Use [Equation 66](#) to estimate the average input current.

$$I_I = \frac{P_O}{V_I \eta} \quad (66)$$

where

- $\eta$  the efficiency.

If the device is connected to an input supply through long wires or PCB traces with a large impedance, take special care to achieve stable performance. The parasitic inductance and resistance of the input cables possible have an adverse effect on converter operation. The parasitic inductance in combination with the low-ESR ceramic input capacitors form an under-damped resonant circuit. In some cases this circuit cause overvoltage transients at VIN each time the input supply is cycled ON and OFF. The parasitic resistance causes the input voltage to dip during a load transient. One way to solve such issues is to reduce the distance from the input supply to the regulator and use an aluminum or tantalum input capacitor in parallel with the ceramics. The moderate ESR of the electrolytic capacitors helps to damp the input resonant circuit and reduce any voltage overshoots. An EMI input filter is often used in front of the controller power stage. Unless carefully designed, the filter has the potential to lead to instability as well as some of the previously mentioned affects.

## 9.9 Layout

### 9.9.1 Layout Guidelines

#### 9.9.1.1 Power Stage Layout

Input capacitors, output capacitors, and MOSFETs are the constituent components of the power stage of the buck-boost regulator and are typically placed on the top side of the PCB. The benefits of convective heat transfer are maximized when leveraging any system-level airflow. In a two-sided PCB layout, small-signal components are typically placed on the bottom side. Insert at least one inner plane, connected to ground, to shield, and isolate the small-signal traces from noisy power traces.

The DC/DC regulator has several high-current loops. Minimize the area of these loops to suppress generated switching noise and optimize switching performance.

- The most important loop areas to minimize are the path from the input capacitors through the buck high-side and low-side MOSFETs, and back to the ground connection of the input capacitor and the path from the output capacitors through the boost high-side and low-side MOSFETs, and back to the ground connection of the output capacitor. Connect the negative terminal of the capacitor close to the source of the low-side MOSFETs (at ground). Similarly, connect the positive terminal of the capacitor or capacitors close to the drain of the high-side MOSFETs of both loops.
- In addition to these recommendation, follow any layout considerations of the MOSFETs as recommended by the MOSFET manufacturer, including pad geometry and solder paste stencil design.

#### 9.9.1.2 Gate Driver Layout

The LM51772-Q1 high-side and low-side gate drivers incorporate short propagation delays, frequency depended dead-time control, and low-impedance output stages capable of delivering large peak currents with very fast rise and fall times to facilitate rapid turn-on and turn-off transitions of the external power MOSFETs. Very high di/dt probably cause unacceptable ringing if the trace lengths are not well controlled. Minimization of stray or parasitic gate loop inductance is key to optimizing gate drive switching performance, whether the inductance is series gate inductance that resonates with MOSFET gate capacitance or common source inductance (common to gate and power loops) that provides a negative feedback component opposing the gate drive command, and thereby increasing MOSFET switching times.

Connections from the gate driver outputs, HO1 and HO2, to the respective gates of the high-side MOSFETs are necessary to be as short as possible to reduce series parasitic inductance. Route HO1 and HO2 and SW1 and SW2 gate traces as a differential pair from the device pin to the high-side MOSFET, taking advantage of flux cancellation by reducing the loop area.

Connections from gate driver outputs, LO1 and LO2, to the respective gates of the low-side MOSFETs are necessary to be as short as possible to reduce series parasitic inductance. Route LO1 and LO2, and PGND traces as a differential pair from the device pin to the low-side MOSFET, taking advantage of flux cancellation by reducing the loop area.

Minimize the current loop path from the VCC, HB1, and HB2 pins through the respective capacitors as these provide the high instantaneous current.

### 9.9.1.3 Controller Layout

With the provision to locate the controller as close as possible to the power MOSFETs to minimize gate driver trace runs, the components related to the analog and feedback signals as well as current sensing are considered in the following:

- Separate power and signal traces, and use a ground plane to provide noise shielding.
- Place all sensitive analog traces and components related to COMP, FB, SLOPE, SS/ATRK, and RT away from high-voltage switching nodes such as the following to avoid mutual coupling:
  - SW1
  - SW2
  - HO1
  - HO2
  - LO1
  - LO2
  - HB1
  - HB2
- Use an internal layer or layers as ground plane or planes. Pay particular attention to shielding the feedback (FB) trace from power traces and components.
- Route the CSA and CSB and ISNSP and ISNSN traces as differential pairs to minimize noise pickup and use Kelvin connections to the applicable shunt resistor.
- Locate the upper and lower feedback resistors close to the FB pins, keeping the FB traces as short as possible. Route the trace from the upper feedback resistor or resistors to the output voltage sense point.
- Use a common ground node for power ground and a different one for analog ground to minimize the effects of ground noise. Connect these ground nodes at any place close to one of the ground pins of the IC.
- The HTSSOP package offers a means of removing heat from the semiconductor die through the exposed thermal pad at the base of the package. While the exposed pad of the package is not directly connected to any leads of the package, the package is thermally connected to the substrate (ground) of the device. This connection allows a significant improvement in heat sinking. Designing the PCB with thermal lands, thermal vias, and a ground plane is imperative for completing the heat removal subsystem.

### 9.9.2 Layout Example




Figure 9-31. LM51772-Q1 Simplified Top Layer Example



## 10 Device and Documentation Support

TI offers an extensive line of development tools. Tools and software to evaluate the performance of the device, generate code, and develop solutions are listed below.

### 10.1 Documentation Support

#### 10.1.1 Related Documentation

### 10.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on [ti.com](https://www.ti.com). Click on *Notifications* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

### 10.3 Support Resources

TI E2E™ [support forums](#) are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use](#).

### 10.4 Trademarks

TI E2E™ is a trademark of Texas Instruments.

WEBENCH® is a registered trademark of Texas Instruments.

All trademarks are the property of their respective owners.

### 10.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

### 10.6 Glossary

[TI Glossary](#) This glossary lists and explains terms, acronyms, and definitions.

## 11 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision * (June 2025) to Revision A (October 2025)	Page
• Updated to align device name to LM51772-Q1 throughout the document.....	<a href="#">1</a>
• Updated Pin Diagram to show correct device pin names.....	<a href="#">3</a>
• Updated SW2 to state boost side of half bridge.....	<a href="#">3</a>
• Added abs.max. rating for ISNSP to ISNSN .....	<a href="#">7</a>
• Changed VOUT recommended operation voltage.....	<a href="#">8</a>
• Added parameter POR positive/negative-going threshold.....	<a href="#">9</a>
• Added parameter Sync activity detection frequency.....	<a href="#">9</a>
• Added parameter Clamp Voltage for SS pin.....	<a href="#">9</a>
• Added parameter DTRK activity detection frequency.....	<a href="#">9</a>
• Added parameter Corner frequency of internal low pass.....	<a href="#">9</a>
• Added parameters for Minimum controllable on/off-time.....	<a href="#">9</a>
• Added parameter RT regulation voltage.....	<a href="#">9</a>
• Added parameters for Current limit threshold voltage.....	<a href="#">9</a>
• Added parameter Minimum voltage to disable ILIM.....	<a href="#">9</a>
• Added parameter COMP sourcing/sinking current.....	<a href="#">9</a>

• Added parameter Minimum voltage to select internal FB operation.....	9
• Added parameter Under-voltage positive/negative going threshold.....	9
• Added MOSFET DRIVER parameter section.....	9
• Added parameter THERMAL SHUTDOWN parameter section.....	9
• Added parameter THERMAL WARNING parameter section.....	9
• Added parameter CDC current sense amplifier bandwidth.....	9
• Added parameter SPREAD SPECTRUM parameter section.....	9
• Updated to clarify selection of internal FB.....	35
• Updated information to clarify the need to make settings before the device is enabled.....	40
• Updated to use $g_{m(ISET)}$ instead of $g_{m(ILIMCOMP)}$ for ISET calculations.....	41
• Added missing denominator in formula.....	95
• Updated to use $V_{th+/-}(CSB-CSA)$ symbols instead of values in formula ( <a href="#">Equation 35</a> , <a href="#">Equation 40</a> , <a href="#">Equation 41</a> ).....	96

## 12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

## PACKAGING INFORMATION

Orderable part number	Status (1)	Material type (2)	Package   Pins	Package qty   Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
LM51772QRHARQ1	Active	Production	VQFN (RHA)   40	4000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 150	LM51772Q RHARQ1

<sup>(1)</sup> **Status:** For more details on status, see our [product life cycle](#).

<sup>(2)</sup> **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

<sup>(3)</sup> **RoHS values:** Yes, No, RoHS Exempt. See the [TI RoHS Statement](#) for additional information and value definition.

<sup>(4)</sup> **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

<sup>(5)</sup> **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

<sup>(6)</sup> **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

### OTHER QUALIFIED VERSIONS OF LM51772-Q1 :

- Catalog : [LM51772](#)

NOTE: Qualified Version Definitions:

- Catalog - TI's standard catalog product

## TAPE AND REEL INFORMATION



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LM51772QRHARQ1	VQFN	RHA	40	4000	330.0	16.4	6.3	6.3	1.1	12.0	16.0	Q2

## TAPE AND REEL BOX DIMENSIONS



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
LM51772QRHARQ1	VQFN	RHA	40	4000	360.0	360.0	36.0

## GENERIC PACKAGE VIEW

**RHA 40**



**VQFN - 1 mm max height**

6 x 6, 0.5 mm pitch

PLASTIC QUAD FLATPACK - NO LEAD

This image is a representation of the package family, actual package may vary.  
Refer to the product data sheet for package details.





## NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.




# EXAMPLE BOARD LAYOUT


RHA0040N

VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



LAND PATTERN EXAMPLE  
EXPOSED METAL SHOWN  
SCALE: 15X



SOLDER MASK DETAILS

4226650/A 03/2021

NOTES: (continued)


- This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 ([www.ti.com/lit/sluea271](http://www.ti.com/lit/sluea271)).
- Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.

# EXAMPLE STENCIL DESIGN

RHA0040N

VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



**SOLDER PASTE EXAMPLE**  
 BASED ON 0.125 MM THICK STENCIL  
 SCALE: 15X

EXPOSED PAD 41  
 75% PRINTED SOLDER COVERAGE BY AREA UNDER PACKAGE

4226650/A 03/2021

NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you fully indemnify TI and its representatives against any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](#), [TI's General Quality Guidelines](#), or other applicable terms available either on [ti.com](#) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products. Unless TI explicitly designates a product as custom or customer-specified, TI products are standard, catalog, general purpose devices.

TI objects to and rejects any additional or different terms you may propose.

Copyright © 2025, Texas Instruments Incorporated

Last updated 10/2025