

LMK3H0102 Reference-Less 2-Differential or 5-Single-Ended Output PCIe Gen 1-6 Compliant Programmable BAW Clock Generator

1 Features

- Integrated BAW resonator, no need for external reference
- Flexible frequency generation:
	- Two channel dividers: up to three unique output frequencies from 2.5MHz to 400MHz
	- LVCMOS outputs supported up to 200MHz: 1.8V, 2.5V, or 3.3V
	- Combination of AC-LVDS, DC-LVDS, LP-HCSL, and LVCMOS on OUT0 and OUT1 pins
	- Additional LVCMOS output for generation of up to 5 LVCMOS clocks
- Total output frequency stability: ±25ppm
- 2 functional modes: I²[C](#page-20-0) or preprogrammed [OTP](#page-19-0)
- $-$ Fully configurable $1²C$ address
- Ambient temperature: –40°C to 85°C
- PCIe Gen 1 to Gen 6 compliant: Common Clock with or without SSC, SRNS, and SRIS
- Very low PCIe jitter with SSC:
	- PCIe Gen 3 Common Clock jitter: 135.3fs maximum (PCIe limit is 1ps)
	- PCIe Gen 4 Common Clock jitter: 135.3fs maximum (PCIe limit is 500fs)
	- PCIe Gen 5 Common Clock jitter: 57.5fs maximum (PCIe limit is 150fs)
	- PCIe Gen 6 Common Clock jitter: 34.5fs maximum (PCIe limit is 100fs)
- Programmable SSC modulation depth
	- Preprogrammed: –0.1%, –0.25%, –0.3%, and 0.5% down spread
	- Register programmable: –0.1% to –3% down spread or ±0.05% to ±1.5% center spread
- 1.8V to 3.3V supply voltage
- Internal LDOs with –93.1dBc PSNR at 500kHz switching noise for LP-HCSL outputs
- Start-up time: <1.5ms
- Output-to-output skew: <50ps
- [Fail-safe](#page-21-0) digital input pins

2 Applications

- [PCIe Gen 1 to Gen 6 clock generation](https://www.ti.com/lit/an/snaa386/snaa386.html)
- [Server Motherboard](https://www.ti.com/solution/rack-server-motherboard?variantid=23373&subsystemid=23377)
- [NIC, SmartNIC](https://www.ti.com/solution/smart-network-interface-card-nic?variantid=34385&subsystemid=25605)
- [Hardware Accelerator](https://www.ti.com/solution/hardware-accelerator-card?variantid=35130&subsystemid=24956)
- [Multifunction Printer](https://www.ti.com/solution/multifunction-printer)
- PCIe SSD
- Add-In Card, PCIe Expansion Card

3 Description

The LMK3H0102 is a 2-output PCIe Gen 1 to Gen 6 compliant reference-less clock generator with Spread Spectrum Clocking (SSC) support. The part is based on TI proprietary Bulk Acoustic Wave (BAW) technology and provides ±25ppm clock outputs without any crystal or external clock reference. The device can provide two SSC clocks, two non-SSC clocks, or one SSC clock and one non-SSC clock at the same time. The device meets the full PCIe compliance from Gen 1 to Gen 6, including Common Clock with or without SSC, Separate Reference No Spread (SRNS), and Separate Reference Independent Spread (SRIS).

The device can be easily configured through either GPIO pins or I²C interface. An external DC/DC can be used to power the device. Refer to *[Power Supply](#page-49-0) [Recommendations](#page-49-0)* for detailed guidelines on power supply filtering and sourcing from DC/DC.

Package Information

(1) For all available packages, see [Section 12](#page-52-0).

 (2) The package size (length \times width) is a nominal value and includes pins, where applicable.

Simplified Block Diagram

An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications, **40** intellectual property matters and other important disclaimers. PRODUCTION DATA.

Table of Contents

4 Pin Configuration and Functions

Table 4-1. Pin Functions

[LMK3H0102](https://www.ti.com/product/LMK3H0102)

Table 4-1. Pin Functions (continued)

(1) $I = Input, O = Output, I/O = Input or Output, G = Ground, P = Power.$

5 Specifications

5.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) (1)

(1) Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute Maximum Ratings do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If used outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.

5.2 ESD Ratings

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

5.3 Recommended Operating Conditions

 $V_{DD} = V_{DDO} = 1.8$ V, 2.5 V or 3.3 V ± 5%, T_A = T_{A,min} to T_{A,max}

5.4 Thermal Information

Copyright © 2024 Texas Instruments Incorporated *[Submit Document Feedback](https://www.ti.com/feedbackform/techdocfeedback?litnum=SNAS847C&partnum=LMK3H0102)* 5

(1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics](http://www.ti.com/lit/SPRA953) application note.

5.5 Electrical Characteristics

 $V_{DD} = V_{DDO} = 1.8$ V, 2.5 V or 3.3 V ± 5%, $T_A = T_{A,min}$ to $T_{A,max}$

$V_{DD} = V_{DDO} = 1.8$ V, 2.5 V or 3.3 V ± 5%, T_A = T_{A,min} to T_{A,max}

 $V_{DD} = V_{DDO} = 1.8$ V, 2.5 V or 3.3 V ± 5%, $T_A = T_{A,min}$ to T_A

8 **[Submit Document Feedback](https://www.ti.com/feedbackform/techdocfeedback?litnum=SNAS847C&partnum=LMK3H0102)** Copyright © 2024 Texas Instruments Incorporated

 V_{DD} = V_{DDO} = 1.8 V, 2.5 V or 3.3 V ± 5%, T_A = T_{A,min} to T_{A,max}

Copyright © 2024 Texas Instruments Incorporated *[Submit Document Feedback](https://www.ti.com/feedbackform/techdocfeedback?litnum=SNAS847C&partnum=LMK3H0102)* 9

$V_{DD} = V_{DDO} = 1.8$ V, 2.5 V or 3.3 V \pm 5%, T_A = T_{A,min} to T_{A,max}

 $V_{DD} = V_{DDO} = 1.8$ V, 2.5 V or 3.3 V ± 5%, T_A = T_{A,min} to T_{A,max}

 $V_{DD} = V_{DDO} = 1.8$ V, 2.5 V or 3.3 V ± 5%, T_A = T_{A,min} to T_{A,max}

(1) PCIe test load, 15 dB loss at 4 GHz, f_{out} = 100 MHz, Z_{diff} = 100 Ω
(2) Tested with 10 kΩ external pullup or pulldown resistor

Tested with 10 k Ω external pullup or pulldown resistor

(3) REFCLK can be /2, /4, /8 from either FOD0 or FOD1. Both FODs support 100 to 400 MHz.

(4) All power supply pins are tied together. 0.1 µF capacitor placed close to each power supply pin. Apply 50 mVpp ripple and measure the spur level at the clock output

5.6 I2C Interface Specification

All timing requirements referred to $V_{H\text{-min}}$ and $V_{I\text{-max}}$. Chip $V_{DD} = I^2C$ V_{DD} .

All timing requirements referred to $V_{\text{IH-min}}$ and $V_{\text{IL-max}}$. Chip $V_{\text{DD}} = 12 \text{C}$ V_{DD}.

6 Parameter Measurement Information

6.1 Output Format Configurations

This section describes the characterization test setup of each output format option in the LMK3H0102.

Figure 6-1. LVCMOS Output Configuration During Device Test

Figure 6-2. AC-LVDS Output Configuration During Device Test

Figure 6-3. DC-LVDS Output Configuration During Device Test

Figure 6-4. LP-HCSL Output Configuration During Non-PCIe Device Test

Figure 6-6. PCIe Test Configuration Using Phase Noise Analyzer

6.2 Differential Voltage Measurement Terminology

The differential voltage of a differential signal can be described by two different definitions, causing confusion when reading data sheets or communicating with other engineers. This section addresses the measurement and description of a differential signal so that the reader is able to understand and distinguish between the two different definitions when used.

The first definition used to describe a differential signal is the absolute value of the voltage potential between the inverting and noninverting signal. The symbol for this first measurement is typically V_{ID} or V_{OD} depending on if an input or output voltage is being described.

The second definition used to describe a differential signal is to measure the potential of the noninverting signal with respect to the inverting signal. The symbol for this second measurement is V_{SS} and is a calculated parameter. Nowhere in the IC does this signal exist with respect to ground, the signal only exists in reference to the differential pair. V_{SS} can be measured directly by oscilloscopes with floating references, otherwise this value can be calculated as twice the value of V_{OD} as described in the first description.

Figure 6-7 shows the two different definitions side-by-side for inputs and Figure 6-8 shows the two different definitions side-by-side for outputs. The V_{ID} and V_{OD} definitions show V_A and V_B DC levels that the noninverting and inverting signals toggle between with respect to ground. V_{SS} input and output definitions show that if the inverting signal is considered the voltage potential reference, the noninverting signal voltage potential is now increasing and decreasing above and below the noninverting reference. Thus the peak-to-peak voltage of the differential signal can be measured.

 V_{ID} and V_{OD} are often defined as volts (V) and V_{SS} is often defined as volts peak-to-peak (V_{PP}).

7 Detailed Description

7.1 Overview

The LMK3H0102 is a dual-channel clock generator primarily used for PCIe Gen 1 to Gen 6 clock generation, either with or without Spread Spectrum Clocking (SSC). The device has an integrated Bulk Acoustic Wave (BAW) resonator and does not require any external crystal or clock reference. The device has four selectable pages of memory, referred to as OTP pages. The collection of these pages in memory is referred to as the EFUSE.

The default output configuration is two 100-MHz clocks, each with a 100-Ω LP-HCSL output format, both disabled at startup. The LMK3H0102 supports 100-Ω LP-HCSL, 85-Ω LP-HCSL, LVDS and 1.8-V, 2.5-V, or 3.3-V LVCMOS output formats, as well as programmable output frequencies up to 200 MHz for single-ended outputs and 400 MHz for differential outputs. The LMK3H0102V33 is the part number for the default configuration with a 3.3 V supply voltage. The LMK3H0102V18 is the part number for the default configuration with a 1.8 V supply voltage. Custom configuration part numbers are LMK3H0102Axxx, where xxx denotes the custom configuration number.

The LMK3H0102 supports two functional modes determined by the REF_CTRL pin at power-up: One-Time Programming (OTP) mode or I2C mode.

- 1. In OTP mode, one out of four OTP pages is selected by pins OTP_SEL0 and OTP_SEL1. The default output frequency across all OTP pages is 100 MHz.
- 2. In I²C mode, the LMK3H0102 is configured by modifying the active registers. If a configuration other than the default operation is desired, the registers must be written every time at start-up.

Refer to *[Pin Configuration and Functions](#page-2-0)* for the detailed descriptions of the device pins.

The LMK3H0102 has flexible SSC configurations, including:

- 1. SSC disabled on both outputs
- 2. SSC enabled on both outputs
- 3. SSC enabled on a single output

The SSC specifications and jitter performance are fully compliant to PCIe Gen 1 to Gen 6. Refer to *[Spread-](#page-23-0)[Spectrum Clocking](#page-23-0)* for SSC and jitter performance details.

7.2 Functional Block Diagram

Figure 7-1. LMK3H0102 Functional Block Diagram

7.3 Feature Description

7.3.1 Device Block-Level Description

The LMK3H0102 is a reference-less clock generator with an integrated BAW oscillator. The BAW frequency, nominally 2467MHz, is divided down by two fractional output dividers (FODs), each of which is capable of generating frequencies between 100MHz and 400MHz. Each FOD can be routed to one of two channel dividers, which divides the FOD frequency down to generate frequencies from 2.5MHz to 200MHz. For generating frequencies above 200MHz, the edge combiner, which utilizes both FODs, must be used. In this case, the channel divider is bypassed, resulting in generated frequencies from 200MHz to 400MHz. An additional LVCMOS clock, with a voltage corresponding with VDD, can be optionally generated on the REF_CTRL pin.

7.3.2 Device Configuration Control

[Figure 7-2](#page-18-0) shows the relationships between device states, the configuration pins, device initialization, and device operational modes. OTP mode is entered when the REF_CTRL pin is pulled high at start-up. I²C mode is entered when the REF_CTRL pin is pulled low at start-up. In OTP mode, the state of the OTP_SEL0/SCL and OTP_SEL1/SDA pins determines the OTP page that is loaded into the active registers. The device is one-time programmable, meaning that the register settings stored into the internal EFUSE can not be changed. The device can be transitioned from OTP to I²C mode, or reciprocally, by changing the state of the REF_CTRL pin, then triggering a device power cycle by pulling VDD low, then high again. In OTP mode, a change in the level of the OTP_SEL0 or OTP_SEL1 pins, followed by pulling the REF_CTRL pin high, dynamically changes the active

OTP page. The time between the first OTP_SEL pin change and pulling REF_CTRL high must be less than 350 µs, otherwise the device enters I2C Mode.

In I^2C mode, the state of the FMT ADDR pin can determine the I²C address of the device, with the OTP_SEL0/SCL and OTP_SEL1/SDA pins re-purposed as 1^2C clock and data pins, respectively. In 1^2C mode, the host can update the active device registers. If using a configuration different than the programmed configuration, the registers must be written after each power cycle.

The device can be placed into a low power state by setting the PDN bit ([R10](#page-37-0)[1]) to '1'. Clearing the PDN bit takes the device out of the low power state. If DEV_IDLE_STATE_SEL bit ([R10\[](#page-37-0)4]) is a '0' and the outputs are disabled, the device enters the low power state. Entering the low power state is required for changing the frequency of the FOD used by Channel 0, changing the SSC configuration, and changing the output format. TI recommends performing register writes within this low power state. Set the OTP AUTOLOAD DIS [\(R10\[](#page-37-0)2]) bit to a '1' to prevent automatic loading of OTP Page 0 prior to setting PDN to '0'.

There are two fields that determine the state of the device when coming out of the low power state. PIN_RESAMPLE_DIS ([R10](#page-37-0)[3]) controls whether or not the FMT_ADDR, OTP_SEL0/SCL, OTP_SEL1/SDA, and REF_CTRL pins are resampled when exiting the low power state. If the pins are resampled, the device can be transitioned into OTP mode if the REF_CTRL pin is pulled high. Set this bit to a '1' to disable this functionality. OTP_AUTOLOAD_DIS controls whether or not the contents of OTP Page 0 are loaded into the device registers when exiting the low power state. If OTP_AUTOLOAD_DIS bit is a '1' and PIN_RESAMPLE_DIS is a '1', then the register contents do not change. If OTP_AUTOLOAD_DIS bit is a '0' and PIN_RESAMPLE_DIS is a '1', then the contents of OTP Page 0 are loaded to the registers. If PIN_RESAMPLE_DIS is a '0' and REF_CTRL is pulled high, then the device enters OTP Mode. In this case, OTP_SEL0/SCL and OTP_SEL1/SDA control the OTP page loaded into the device registers.

Figure 7-2. LMK3H0102 Device Mode Diagram

In I²C Mode, the device registers are from the contents of OTP Page 0. In OTP mode, these values come from one of the four OTP pages, selectable based on the state of the OTP_SELx pins on start-up. [Figure 7-3](#page-19-0) shows interface and control blocks within the LMK3H0102, with the arrows referring to read and write access from the different embedded memories.

Figure 7-3. LMK3H0102 Interface and Control Blocks

7.3.3 OTP Mode

In this mode, the configuration pins allow for selection of one of four one-time programmable (OTP) pages, as well as output format selection. I²C is not enabled in this mode, as the I²C pins are repurposed for OTP page selection. Table 7-1 shows the OTP page selected based on the state of the OTP_SEL0 and OTP_SEL1 pins.

The EFUSE of the devices is permanently programmed and has $OTP_BURNT(RO[0]) = 1$. If a new configuration is desired, the configuration must be loaded through I²C on each start-up. Contact TI for creation of a custom OTP configuration.

The following fields can be unique between the four OTP pages. All other register settings are shared between the OTP pages:

- SSC EN: Enable or disable SSC.
- OE 0: Enable or disable OUT0.
- OE 1: Enable or disable OUT1.
- OP_TYPE_CH0: OUT0 output format type, see *[Output Format Types](#page-25-0)*.
- OP_TYPE_CH1: OUT1 output format type, see *[Output Format Types](#page-25-0)*.
- SSC_SETTING: SSC modulation type, see *[Spread Spectrum Clocking](#page-23-0)*.

When OTP_SEL1 or OTP_SEL0 pin state changes, the device automatically goes through a power cycle and reloads the new OTP page. The time elapsed from when pins 3 and 4 change to a stable state in the new OTP is no more than 1.5ms.

7.3.4 I ²C Mode

In this mode, I^2C is enabled and the SCA and SDL pins function as the I^2C clock and I^2C data pins, respectively. Table 7-2 shows the four default 1^2C addresses selectable by the FMT_ADDR pin. The 5 MSBs of the 1^2C address are set in the upper five bits of I2C_ADDR [\(R12\[](#page-38-0)14:8]).

If I2C_ADDR_LSB_SEL $(R12[15]) = 0$ $(R12[15]) = 0$, then the FMT_ADDR pin is ignored, and the I²C address is solely determined by I2C ADDR. If using the FMT ADDR pin for I²C LSB selection, then the pin must not be configured for individual output enable control.

(1) This is the state of the REF_CTRL pin at power-up, not the live pin state.

(2) The 0xD0, 0xD2, 0xD4, and 0xD8 addresses are with the R/W bit included set to '0'.

When changing the registers of the device, first set PDN to '1', write to the device registers, then set PDN to '0'.[Figure 7-4](#page-21-0) shows this process.

Figure 7-4. LMK3H0102 Programming Sequence

7.4 Device Functional Modes

7.4.1 Fail-Safe Inputs

The LMK3H0102 digital input pins are designed to support fail-safe input operation, with the exception of the REF_CTRL pin. This feature allows the user to drive the digital inputs before VDD is applied without damaging the device. Refer to *[Section 5.1](#page-4-0)* for more information on the maximum input voltages supported by the device.

7.4.2 Fractional Output Dividers

The LMK3H0102 contains two fractional output dividers. If all outputs are able to be generated by a single FOD, TI recommends disabling FOD1 to conserve power and improve performance. If no output channels select FOD1, then FOD1 is disabled.

7.4.2.1 FOD Operation

The internal BAW resonator is divided down by one or two Fractional Output Dividers (FODs). FOD0 has an SSC generator and FOD1 does not have an SSC generator. If both OUT0 and OUT1 must be SSC clocks, the two clocks must be sourced by FOD0. If one SSC clock and one non-SSC clock are required at the same time, then FOD0 is enabled for the SSC clock and FOD1 is enabled for the non-SSC clock. If neither output clock requires SSC, then either FOD can be used.

Note TI recommends that FOD0 be used as the default FOD if only one FOD is needed for an application. If both FODs are in use, TI recommends using FOD0 with OUT0 and FOD1 with OUT1.

The maximum frequency that can be generated at the clock outputs by a single FOD is 200 MHz, as the minimum channel divider value is a divide by two. To generate a greater than 200 MHz output, the edge combiner is used, bypassing the channel dividers. This requires that both FODs are enabled and have the same integer divider and fractional numerator values, and the same gain calibration values. When one of the outputs exceeds 200 MHz, the other output can only select the shared FOD frequency divided by one of the channel divider values, or be the FOD frequency. Below 200 MHz, the two FODs can be configured independently so that OUT0 and OUT1 can have different frequencies. TI recommends sourcing from a single FOD whenever possible to make sure that OUT0 and OUT1 have a deterministic phase relationship.

The FODs in the LMK3H0102 can be configured to accommodate various output frequencies through I2C programming, or in the absence of programming, the one-time programmed (OTP) settings. The FODs can be configured by setting the integer (FODx, N, DIV) and fractional (FODx, NUM) divide values. Table 7-3 shows the register locations for these fields for each FOD.

Table 7-3. FOD Integer and Numerator Divide Locations

An example of how to set the integer and numerator divide values is shown in Equation 1 and Equation 2.

 $FODx_N_DUV = floor(F_{BAW}/F_{FOD})$ (1)

where:

- FODx N DIV: Integer portion of the FOD divide value (7 bits, 6 to 24)
- F_{BAW} : BAW frequency, 2467 MHz plus offset, described in further detail below
- F_{FOD} : Desired FOD frequency (100 MHz to 400 MHz)

 $FODx_NUM = int(((F_{BAW}/F_{FOD}) - FODx_N_DUV) \times 2^{24})$ (2)

where FODx, NUM is the fractional portion of the FOD divide value (24 bits, that is 0 to 16777215).

The output frequency (F_{OUT}) is related to the FOD frequency as given in Equation 3, or is equal to the FOD frequency when the edge combiner is enabled. OUTDIV can be 2, 4, 6, 8, 10, 20, or 40.

$$
F_{\text{OUT}} = F_{\text{FOD}} / \text{OUTDIV} \tag{3}
$$

Use Equation 4 to calculate the actual value of the BAW frequency for a device. Users can find the value of BAWFREQ OFFSET FIXEDLUT by reading [R238,](#page-40-0) which is a signed 16-bit value.

$$
F_{BAW} = 2467 \text{ MHz} \times (1 + (BAWFREG_OFFSET_FIXEDLUT \times 128E-9))
$$
\n
$$
\tag{4}
$$

7.4.2.2 Edge Combiner

Use the edge combiner to generate output frequencies greater than 200 MHz. To use the Edge Combiner, set CH0_EDGE_COMB_EN [\(R3](#page-32-0)[3]) or CH1_EDGE_COMB_EN [\(R3\[](#page-32-0)7]) to '1'. When using the edge combiner, both FODs must operate at the same exact frequency (that is, the divide values must match). The device handles this by automatically loading the divider values from FOD0 into FOD1 when either CHx_EDGE_COMB_EN bit is set to a '1'. SSC on FOD0 is not supported when using the edge combiner, and must not be enabled. Either of the FODs can still generate the LVCMOS REF_CLK output.

For proper edge combiner operation, the following conditions must be true:

- The gain calibration codes for both FODs must be averaged. For example, if DTC1_GAIN_RT = 200, and DTC2 GAIN RT = 220, then both of these fields must be written to 210. The gain calibration codes are in the protected register space. Unlock the protected registers using R12[7:0] = 0x5B, write only the averaged gain calibration codes, and then lock the protected registers by setting R12[7:0] = 0x00. See [R146](#page-39-0), [R147,](#page-39-0) and [R148](#page-39-0) for more information.
- If the edge combiner is used for OUT1 **only**, CH0_FOD_SEL ([R3](#page-32-0)[4]) must **always** be set to '0' (FOD0), regardless of the disable state of OUT0.

7.4.2.3 Digital State Machine

The digital state machine of the LMK3H0102 has a clock that originates from one of the FODs. The FOD selected by CH0_FOD_SEL [\(R3\[](#page-32-0)4]) drives the input to the state machine clock divider. The total divide value is the DIG_CLK_N_DIV [\(R0\[](#page-31-0)9:3]) field plus two. Set DIG_CLK_N_DIV such that the FOD frequency divided by the total state machine clock divide value is between 40 MHz and 50 MHz. The divider value used to set this clock is equal to the value stored in . As an example, if the frequency of FOD0 is 200 MHz, and CH0_FOD_SEL is a '0', then DIG CLK N DIV must be set to '2', as 200 MHz divided by 4 is 50 MHz.

7.4.2.4 Spread-Spectrum Clocking

FOD0 supports spread-spectrum clocking (SSC). SSC can be used to reduce peak radiated emissions by modulating the output frequency. When SSC_EN $(R4[0]) = '1'$ $(R4[0]) = '1'$, any outputs that are sourced from FOD0 have SSC. SSC_MOD_TYPE $(R4[1])$ $(R4[1])$ selects between down-spread modulation (SSC_MOD_TYPE = 0) or centerspread modulation (SSC_MOD_TYPE = 1). The LMK3H0102 has four built-in down-spread SSC options, as well as a custom SSC option. SSC_CONFIG_SEL ([R9\[](#page-36-0)11:9]) selects between the custom or preconfigured options. The preconfigured options are optimized for a 200 MHz output from FOD0. Table 7-4 details the register settings for the preconfigured SSC options. The preconfigured SSC options are optimized for 200 MHz outputs from FOD0. If the edge combiner is used, then spread-spectrum clocking must be disabled.

If Custom SSC is selected, then SSC_STEPS [\(R4\[](#page-33-0)14:2]) and SSC_STEP_SIZE [\(R5\)](#page-34-0) must be configured to set the modulation depth. Use Equation 5 and Equation 6 to determine the SSC STEPS [\(R4\[14:2\]](#page-33-0)) register settings, and use Equation 7 or Equation 8 to determine the SSC_STEP_SIZE ([R5](#page-34-0)) settings. Equation 7 is for down-spread SSC and Equation 8 is for center-spread SSC.

Center-spread: SSC_STEPS = $int((F_{FOD0}/F_{MOD})/4)$ (6)

where:

- F_{FOD0}: FOD0 Frequency
- F_{MOD} : Modulation frequency, use 31.5 kHz for PCIe applications

$$
SSC_STEP_SIZE = floor((F_BAW/F_FOD0*(1/(1-SSC_DEPTH)-1))/(SSC_STEPS)*DEN)
$$
\n(7)

$$
SSC_STEP_SIZE = floor((F_BAW/F_FOD0*(1/(1-SSC_DEPTH)-1/(1+SSC_DEPTH)))/(2*SSC_STEPS)*DEN)
$$
 (8)

where:

- SSC_STEP_SIZE: Numerator increment value per step for SSC
- F_{BAW} : BAW frequency, 2467 MHz. Note that the F_{BAW} value varies from device to device.
- SSC_DEPTH: Modulation depth, expressed as a positive value. If –0.5% depth is used, this value is 0.005
- SSC_STEPS: Result from Equation 5 for down-spread or Equation 6 for center-spread
- DEN: Fractional denominator, 2²⁴

If using a mix of SSC on one output and no SSC on a different output, there can be crosstalk between the two outputs. Contact TI to request measurement data for a specific configuration when configuring SSC on only a single output.

When modifying the SSC settings, do not set SSC_EN to a '1' until the other SSC settings have been configured. Perform the following steps for configuring the SSC:

- 1. Set PDN to a '1'.
- 2. Set OTP_AUTOLOAD_DIS to a '1'.
- 3. Modify SSC_MOD_TYPE, SSC_STEP_SIZE, and SSC_STEPS as necessary.
- 4. Set SSC_EN to a '1'.
- 5. Set PDN to a '0'.

7.4.2.5 Integer Boundary Spurs

When the decimal portion of the FOD divide value is near an integer boundary, integer boundary spurs can occur. In general, this "integer boundary" is when the decimal portion is between 0.9 and 1, or 0 and 0.1. For example, if the BAW frequency is 2467 MHz, and an output of 122.88 MHz, then the FOD must run at 245.76 MHz. 2467 MHz divided by 245.76 MHz is approximately 10.038. The decimal portion of the divide value is 0.038, which falls between 0 and 0.1, and thus means that generating a 122.88 MHz output can result in spurs in the 12 kHz to 20 MHz band on the output clock. In some cases, proper frequency planning can account for this by increasing the FOD frequency and the channel divider value. For any concerns about integer boundary spurs for a specific frequency plan, contact TI.

7.4.3 Output Behavior

7.4.3.1 Output Format Selection

This device supports LP-HCSL (both 85Ω and 100Ω internal termination), LVDS, and LVCMOS. For LVCMOS outputs,VDDO can be 1.8V, 2.5V or 3.3V if the VDD is 3.3V. Otherwise, the VDDO must be the same voltage as VDD. When OUT0 and OUT1 use different formats, DC-LVDS and differential LVCMOS are 180 degrees out of phase from all other formats.

Table 7-5. Output Format via Registers

(1) For best output performance, TI recommends using 180 degree out of phase LVCMOS if both OUTx_P and OUTx_N traces are required.

In OTP mode, the FMT_ADDR pin function can be determined by OUT_FMT_SRC_SEL [\(R9](#page-36-0)[8]). Table 7-6 describes the output format settings available using the OUT_FMT_SRC_SEL field. If using the FMT_ADDR pin for output format selection, the pin must not be configured for individual output enable.

Table 7-6. FMT_ADDR Output Format Options

7.4.3.1.1 Output Format Types

Figure 7-5 through Figure 7-8 display how to connect the LMK3H0102 outputs based on the output format selected.

Figure 7-5. Interfacing LMK3H0102 LVCMOS Output With an LVCMOS Receiver

Figure 7-6. Interfacing LMK3H0102 LVCMOS Output With an AC-LVDS Receiver

Figure 7-7. Interfacing LMK3H0102 LVCMOS Output With a DC-LVDS Receiver

Figure 7-8. Interfacing LMK3H0102 LVCMOS Output With an LP-HCSL Receiver

7.4.3.1.1.1 LP-HCSL Termination

For LP-HCSL outputs, the LMK3H0102 uses internal 50-Ω termination resistors for the termination to GND. External termination resistors are not required.

7.4.3.2 Output Slew Rate Control

For all LVDS and LP-HCSL outputs, the slew rate can be configured. OUT0 SLEW RATE [\(R6](#page-34-0)[4:3]) and OUT1 SLEW RATE ([R7](#page-34-0)[6:5]) can be used to slow down output slew rate to reduce EMI for OUT0 and OUT1, respectively. Table 7-7 shows the slew rate options available.

7.4.3.3 REF_CTRL Operation

At start-up, the REF CTRL pin selects I^2C mode when low, and OTP mode when high. After start-up, REF_CTRL can be programmed to output an LVCMOS REF_CLK, which is derived from either FOD0 or FOD1 followed by an integer divider (/2, /4, /8). Alternatively, this pin can be disabled, or function as a "clock ready" signal. REF_CTRL_PIN_FUNC [\(R7](#page-34-0)[14:13]) controls the function of the REF_CTRL pin. Table 7-8 shows these options.

Table 7-8. REF_CTRL Function after Startup

7.4.4 Output Enable

7.4.4.1 Output Enable Control

This device supports synchronous Output Enable (OE). Synchronous OE means there is no glitch on the outputs when OE signal is asserted or deasserted.

The following table shows the enabling and disabling outputs through pin configuration and ${}^{12}C$. Note that the OE pin must be low **and** OE bit must be "1" for the output to be active. The output enable bits are OUT0_EN [\(R7\[](#page-34-0)1]) and OUT1_EN [\(R7](#page-34-0)[8]).

Table 7-9. OE Functionality

Table 7-9. OE Functionality (continued)

7.4.4.2 Output Enable Polarity

OE pin polarity is programmable. When the OE pin is active low, the internal pulldown resistor is automatically enabled, and the internal pullup resistor is disabled. When the OE pin is active high, the internal pullup resistor is automatically enabled, and the internal pulldown resistor is disabled. By default, clock outputs are enabled when the OE pin is floating. The OE pin polarity is set by OE_PIN_POLARITY ([R7\[](#page-34-0)0]) as '1' for active-low (default), or '0' for active-high.

7.4.4.3 Individual Output Enable

The FMT ADDR pin can be reconfigured as a second output enable pin. Set SEPARATE OE EN ([R11](#page-38-0)[14]) to enable this functionality. This bit is OTP programmable. When FMT_ADDR is used as an output enable pin, the OE pin controls OUT0, and the FMT_ADDR pin controls OUT1. The OE_PIN_POLARITY ([R7\[](#page-34-0)0]) bit applies to the OE and FMT_ADDR pins in this case. If using the FMT_ADDR pin for individual output enable control, the pin must not be configured for I²C LSB selection or output format selection.

7.4.4.4 Output Disable Behavior

When the outputs are disabled, the outputs can be either tri-state or set to the levels in Table 7-10, determined by OUT0_DISABLE_STATE ([R3\[](#page-32-0)5]) for OUT0 and OUT1_DISABLE_STATE [\(R3\[](#page-32-0)6]) for OUT1.

Table 7-10. Output Disable Behavior

(1) DC-LVDS assumes that the outputs are DC terminated with 100Ohms.

7.4.5 Device Default Settings

Table 7-11 summarizes the default settings of the LMK3H0102V33 and LMK3H0102V18 at start-up for the four OTP pages. In I^2C mode, the Page 0 settings are loaded. For a full list of every default register setting, see *[Device Registers](#page-31-0)*.

Table 7-11. LMK3H0102 Start-up Settings (continued)

7.5 Programming

The host (DSP, Microcontroller, FPGA, and so forth) configures and monitors the LMK3H0102 through the I²C port. The host reads and writes to a collection of control bits called the register set. The device blocks can be controlled and monitored through a specific grouping of bits located within the register space. In the absence of the host, the LMK3H0102 can be configured to operate in OTP mode from one of four of the on-chip OTP pages, stored in the internal EFUSE, depending on the state of REF_CTRL and OTP_SELx pins. The EFUSE is one-time programmed by TI, and is not rewritable. This means that the values of the registers that are automatically loaded from the EFUSE at power-up can not be customized. However, the values of the registers can be changed subsequently via the I²C register interface. Within the device registers, there are certain bits that have read/write access. Other bits are read-only (an attempt to write to a read only bit does not change the state of the bit). Certain device registers and bits are reserved meaning that the fields must not be changed from the default reset state.

7.5.1 I ²C Serial Interface

The I²C port on the LMK3H0102 works as a peripheral device and supports both the 100-kHz standard mode and 400-kHz fast-mode operations. Fast mode imposes a glitch tolerance requirement on the control signals. Therefore, the input receivers ignore pulses of less than 50-ns duration. The I²C timing requirements are provided in the *[I2C Interface Specification](#page-11-0)*. [Figure 7-9](#page-29-0) shows the timing diagram.

Copyright © 2024 Texas Instruments Incorporated *[Submit Document Feedback](https://www.ti.com/feedbackform/techdocfeedback?litnum=SNAS847C&partnum=LMK3H0102)* 29

The LMK3H0102 is accessed through a 7-bit peripheral address transmitted as part of an I²C packet. Only the device with a matching peripheral address responds to subsequent 1^2C commands. In 1^2C mode, the LMK3H0102 allows up to four unique peripheral devices to occupy the I2C bus based on the pin strapping of FMT_ADDR (tied to VDD, GND, SDA, or SCL). By default, the device peripheral address is 0b11010xx (the two LSBs are determined by the FMT_ADDR pin). The full address can be configured through I²C.

During the data transfer through the I²C interface, one clock pulse is generated for each data bit transferred. The data on the SDA line must be stable during the high period of the clock. The high or low state of the data line can change only when the clock signal on the SCL line is low. The start data transfer condition is characterized by a high-to-low transition on the SDA line while SCL is high. The stop data transfer condition is characterized by a low-to-high transition on the SDA line while SCL is high. The start and stop conditions are always initiated by the controller. Every byte on the SDA line must be eight bits long. Each byte must be followed by an acknowledge bit and bytes are sent MSB first. The LMK3H0102 has an 8-bit register address, followed by a 16-bit data word.

The acknowledge bit (A) or non-acknowledge bit (A') is the 9th bit attached to any 8-bit data byte and is always generated by the receiver to inform the transmitter that the byte has been received (when $A = 0$) or not (when A' $= 0$). A = 0 is done by pulling the SDA line low during the 9th clock pulse and A' = 0 is done by leaving the SDA line high during the 9th clock pulse.

The I²C controller initiates the data transfer by asserting a start condition which initiates a response from all peripheral devices connected to the serial bus. Based on the 8-bit address byte sent by the controller over the SDA line (consisting of the 7-bit peripheral address (MSB first) and an R/W' bit), the device whose address corresponds to the transmitted address responds by sending an acknowledge bit. All other devices on the bus remain idle while the selected device waits for data transfer with the controller.

After the data transfer occurs, stop conditions are established. In write mode, the controller asserts a stop condition to end data transfer during the 10th clock pulse following the acknowledge bit for the last data byte from the peripheral. In read mode, the controller receives the last data byte from the peripheral but does not pull SDA low during the 9th clock pulse. This is known as a non-acknowledge bit. By receiving the non-acknowledge bit, the peripheral knows the data transfer is finished and enters the idle mode. The controller then takes the data line low during the low period before the 10th clock pulse, and high during the 10th clock pulse to assert a stop condition. [Figure 7-10](#page-30-0) and [Figure 7-11](#page-30-0) show the sequence for block writes and block reads using the LMK3H0102, respectively.

Figure 7-11. Generic Block Read Sequence

7.5.2 One-Time Programming Sequence

The upper register space includes all registers from R13 onward, as well as I2C_ADDR [\(R12\[](#page-38-0)15:8]). Unlocking the upper register space is performed by writing 0x5B to UNLOCK_PROTECTED_REG ([R12\[](#page-38-0)7:0]), leaving I2C ADDR unchanged. If using the edge combiner, performing the unlock first is required before modifying [R146, R147](#page-39-0), and [R148.](#page-39-0)

There are six fields that can have different values depending on the EFUSE page loaded at device start-up.

- OUT0 Output Format
- OUT0 Enable
- OUT1 Output Format
- OUT1 Enable
- **SSC Enable**
- SSC Configuration (either preconfigured or custom)

All other fields retain the same value across all four EFUSE pages. For generating custom configurations, contact TI.

8 Device Registers

8.1 Register Maps

Table 8-1 lists the LMK3H0102 Device registers. All register offset address not listed in Table 8-1 can be considered as reserved locations and the register contents must not be modified.

Table 8-1. LMK3H0102 Registers

Complex bit access types are encoded to fit into small table cells. Table 8-2 shows the codes that are used for access types in this section.

Table 8-2. LMK3H0102 Access Type Codes

8.1.1 R0 Register (Address = 0x0) [reset = 0x0861/0x0863]

R0 is shown in [Table 8-3.](#page-32-0)

8.1.2 R1 Register (Address = 0x1) [reset = 0x5599]

R1 is shown in Table 8-4.

Return to the [Summary Table.](#page-31-0)

8.1.3 R2 Register (Address = 0x2) [reset = 0xC28F]

R2 is shown in Table 8-5.

Return to the [Summary Table.](#page-31-0)

8.1.4 R3 Register (Address = 0x3) [reset = 0x1801]

R3 is shown in Table 8-6.

8.1.5 R4 Register (Address = 0x4) [reset = 0x0000]

R4 is shown in Table 8-7.

8.1.6 R5 Register (Address = 0x5) [reset = 0x0000]

R5 is shown in Table 8-8.

Return to the [Summary Table.](#page-31-0)

Table 8-8. R5 Register Field Descriptions

8.1.7 R6 Register (Address = 0x6) [reset = 0x2AA0]

R6 is shown in Table 8-9.

Return to the [Summary Table.](#page-31-0)

8.1.8 R7 Register (Address = 0x7) [reset = 0x6503]

R7 is shown in Table 8-10.

Return to the [Summary Table.](#page-31-0)

Copyright © 2024 Texas Instruments Incorporated *[Submit Document Feedback](https://www.ti.com/feedbackform/techdocfeedback?litnum=SNAS847C&partnum=LMK3H0102)* 35

8.1.9 R8 Register (Address = 0x8) [reset = 0xC28F]

R8 is shown in Table 8-11.

Return to the [Summary Table.](#page-31-0)

Table 8-11. R8 Register Field Descriptions

8.1.10 R9 Register (Address = 0x9) [reset = 0x3166]

R9 is shown in Table 8-12.

Return to the [Summary Table.](#page-31-0)

Table 8-12. R9 Register Field Descriptions

Table 8-12. R9 Register Field Descriptions (continued)

8.1.11 R10 Register (Address = 0xA) [reset = 0x0010]

R10 is shown in Table 8-13.

Return to the [Summary Table.](#page-31-0)

Table 8-13. R10 Register Field Descriptions

Table 8-13. R10 Register Field Descriptions (continued)

8.1.12 R11 Register (Address = 0xB) [reset = 0x0000]

R11 is shown in Table 8-14.

Return to the [Summary Table.](#page-31-0)

8.1.13 R12 Register (Address = 0xC) [reset = 0x6800]

R12 is shown in [Table 8-15.](#page-39-0)

8.1.14 R146 Register (Address = 0x92) [reset = 0x0000]

R146 is shown in Table 8-16.

Return to the [Summary Table.](#page-31-0)

8.1.15 R147 Register (Address = 0x93) [reset = 0x0000]

R147 is shown in Table 8-17.

Return to the [Summary Table.](#page-31-0)

8.1.16 R148 Register (Address = 0x94) [reset = 0x0000]

R148 is shown in Table 8-18.

Return to the [Summary Table.](#page-31-0)

Table 8-18. R148 Register Field Descriptions

Table 8-18. R148 Register Field Descriptions (continued)

8.1.17 R238 Register (Address = 0xEE) [reset = 0x0000]

R246 is shown in Table 8-19.

9 Application and Implementation

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

9.1 Application Information

The LMK3H0102 is a reference-less BAW-based clock generator that can be used to provide reference clocks for various applications, including PCIe reference clocking and 1Gb/10Gb Ethernet Switches.

9.2 Typical Applications

9.2.1 Application Block Diagram Examples

Figure 9-1. 1Gb/10 Gb Ethernet Switch

Figure 9-2. 10 Gb Ethernet Switch

Figure 9-3. PCIe Applications

9.2.2 Design Requirements

Consider a typical PCIe application. In a system such as this, the clocks are expected to be available upon request without the need for any additional device-level programming. A typical output clock requirement in this application is two 100MHz LP-HCSL clocks. A 33MHz clock is added to show how to configure the REF_CLK output as well. The section below describes the detailed design procedure to generate the required output frequencies for the above PCIe scenario using the LMK3H0102.

9.2.3 Detailed Design Procedure

Design of all aspects of the LMK3H0102 is straightforward, and software support is available to assist in frequency planning and part programming. This design procedure gives a straightforward outline of the process.

- 1. Frequency Planning
	- a. The first step of designing an LMK3H0102 configuration is to determine the FOD frequencies that are required to generate the required output frequencies. The process is as such:
		- i. If the output frequencies are greater than 200MHz, the frequencies must both be the same, and can not use SSC. If the frequencies are different, or require SSC, then this frequency plan can not be supported by the device.
			- In the case of two identical frequencies greater than 200MHz, the edge combiner must be enabled, the FOD divider values must match, and REF_CLK, if used, can be sourced from either FOD.
		- ii. If both output frequencies are the same, and have the same SSC settings (that is, both use SSC or both do not use SSC), only one FOD is required.
		- iii. If both output frequencies are different, but have the same SSC settings, the outputs can share an FOD to conserve current. If both frequencies can be generated from dividing a single valid FOD frequency by the channel divider options, then the second FOD can be disabled. Otherwise, both FODs must be used. If both outputs require SSC, then this frequency plan can not be supported by the LMK3H0102 device.
		- iv. If one output requires SSC and the other does not, then the SSC output must use FOD0 and the non-SSC output must use FOD1.
	- b. If SSC is being used, determine whether or not a preconfigured down-spread modulation, a custom down-spread modulation, or a center-spread modulation is required for the application. If a custom configuration is required, follow the steps outlined in *[Spread-Spectrum Clocking](#page-23-0)*.
	- c. Set the digital clock divider such that the digital clock frequency is as close to 50MHz as possible.
	- d. Determine the REF_CTRL pin functionality. If this is used as an additional LVCMOS reference clock, verify that the desired frequency can be generated based on the FOD0 and FOD1 frequencies, as the divider range for the REF_CLK output is /2, /4, or /8 only.
		- i. Keep in mind that if SSC is used on FOD0, and the REF CLK source is FOD0, this output now has SSC as well.
- 2. Setting the Output Formats

- a. The output formats that are required are based upon the clock format needed in the system. For PCIe applications, this is most often a 100MHz LP-HCSL clock. The internal termination resistance value must be chosen such that the impedance matches the input impedance of the receiver. Note that the termination scheme is different for AC-LVDS and DC-LVDS - an AC-LVDS receiver requires an AC-LVDS output from the LMK3H0102.
- b. For differential outputs, the slew rate is selectable, from the slowest range (1.4V/ns to 2.7V/ns) to the fastest range (2.3V/ns to 3.5V/ns).
- c. For LP-HCSL outputs of either termination scheme, the amplitude is selectable between 625mV and 950mV.
- d. For LVCMOS outputs, the P and N phases can be in phase, opposite, or individually enabled or disabled. This allows for the generation of up to five LVCMOS clocks between OUT0, OUT1, and the REF_CTRL pin.
	- i. For LVCMOS outputs, the VDDO x voltage MUST match the VDD voltage if VDD is 1.8V or 2.5V.
- 3. Output Enable Behavior
	- a. The output enable pin is active low by default, with an internal pulldown resistor to GND. If this functionality is not desired, then OE_PIN_POLARITY can be set to '0' to change the behavior of the OE pin to active-high. If this is done, the internal pulldown is disabled, and an internal pullup to VDD is used.
	- b. Determine whether or not both outputs being disabled means that the device enters low-power mode. While this is able to conserve current, low-power mode is not recommended for any applications where the clocks must turn back on quickly, such as PCIe clocking.

For the PCIe example, the following settings are required:

- 1. One FOD can be used to generate both LP-HCSL outputs. As such, FOD0 can be set to have an output frequency of 200MHz, with Channel Divider 0 set to divide by two. Alternatively, FOD0 can be set to 400MHz with a divider by four. Both configurations are valid. Both output drivers select Channel Divider 0, and are both set to LP-HCSL.
	- a. DIG CLK N DIV must be set to two to set the state machine clock properly. The state machine clock must be as close to 50MHz as possible without exceeding this frequency. Equation 9 shows the relationship between the digital state machine frequency, the frequency selected by the CH0_FOD_SEL multiplexer, and the DIG_CLK_N_DIV field. Write the DIG_CLK_N_DIV field only while the device is in the low power state.
- 2. FOD1 can be used to generate the 33MHz LVCMOS clock, as FOD0 can not support 33MHz in addition to 100MHz. The REF_CLK divider options are divides by two, four, or eight. While dividing by two does not yield any valid configurations, both 132MHz with a divide by four and 264MHz with a divide by 8 are valid options.

$$
F_{DIG} = \frac{F_{CHO_FOD_SEL}}{2 + \text{DIC_CLK_N_DIV}} \tag{9}
$$

where F_{DIG} is the digital state machine clock frequency and F_{CH0} F_{OD} SEL is the frequency selected by the CHO_FOD_SEL multiplexer

9.2.4 Example: Changing Output Frequency

If the user wants to change the output from 100-MHz LP-HCSL on OUT0 and OUT1 to 24-MHz differential LVCMOS clocks on OUT0 and OUT1- with an additional LVCMOS clock on the REF_CTRL pin, the value of the BAWFREQ_OFFSET_FIXEDLUT field for this example is 0x3701. The steps for changing the frequency are as follows:

- 1. Determine the BAW frequency of the device. This is critical for all following calculations. From [Equation](#page-22-0) [4,](#page-22-0) if BAWFREQ OFFSET FIXEDLUT is 0x3701, then the BAW frequency of this device is approximately 2471.446441856.
- 2. Determine the channel divider settings and required FOD frequency. If the output frequency is 24 MHz, and the range of the FODs is from 100 MHz to 400 MHz, then a channel divider value of at least 5 is required to generate the output. As there is not a divide by 5 option, and REF_CLK must also have a clock (see

[CH0_DIV,](#page-32-0) [CH1_DIV](#page-34-0), and [REF_CLK_DIV\)](#page-34-0), a divide by 8 is required. From here, 24 MHz times 8 yields an FOD output frequency of 192 MHz. If OUT1 were a different frequency, then using FOD1 can be required if both frequencies can not be generated by dividing down from the same FOD frequency.

- 3. Set the FOD divide values. Use [Equation 1](#page-22-0) to calculate the integer divide value FOD0 N DIV $=$ floor(2471.446441856/192) = 12. From [Equation 2,](#page-22-0) the numerator divide value FOD0 NUM $=$ $int(((2471.446441856/192) - 12) \times 2^{24}) = 14631693$
- 4. Write the desired settings to the device registers. This includes the divider settings listed above, as well as the output driver settings. Follow the procedure outlined in [Figure 7-4:](#page-21-0)
	- a. Set PDN = 1.
	- b. Set FOD0 N DIV = 12 and FOD0 NUM = 14631693.
	- c. Set CH0_DIV, and REF_CLK_DIV to divide by 8 (by default, OUT1_CH_SEL is set to select Channel Divider 0).
	- d. Set OUT0_FMT and OUT1_FMT to select Differential LVCMOS as the output format.
	- e. Set REF_CTRL_PIN_FUNC to output REF_CLK.
	- f. Set OTP_AUTOLOAD_DIS to 1 (disable the OTP Page 0 autoload feature).
	- g. Set DIG CLK N DIV = 2 to set the digital state machine clock to 48 MHz, based on [Equation 9](#page-43-0)
	- h. Set $PDN = 0$

The time required for the frequency change to take affect is typically on the order of 1 ms between issuing PDN = 0 and the output clocks starting at the desired frequency.

9.2.5 Crosstalk

Performance degradation can occur in the LMK3H0102 due to crosstalk in the device when the outputs are operating at different frequencies. Table 9-1 displays the performance of the LMK3H0102 outputs for common LVCMOS frequencies. Contact TI for measurement of additional combinations for impact of crosstalk on output performance.

Table 9-1. LMK3H0102 LVCMOS Output Crosstalk (1)

(1) Measured over 25° C to 105°C using differential LVCMOS output formats using VDD = VDDO $x = 3.3V$, no SSC.

(2) OUT0 and OUT1 are generated using FOD0 and FOD1, respectively.

(3) RMS Jitter measured over the 12kHz to 5MHz integration bandwidth.

9.2.6 Application Curves

OUT0: 100 MHz LP-HCSL OUT1: 100 MHz LP-HCSL Temperature: 25 °C 12k – 20M RMS Jitter: 125 fs

Figure 9-4. 100-MHz LP-HCSL Output for PCIe Application, Measured on OUT0

[LMK3H0102](https://www.ti.com/product/LMK3H0102) [SNAS847C](https://www.ti.com/lit/pdf/SNAS847) – NOVEMBER 2023 – REVISED OCTOBER 2024

OUT1: 125 MHz LP-HCSL Temperature: 25 °C 12k – 20M RMS Jitter: 107 fs

Figure 9-5. 125-MHz LP-HCSL Output, Measured on OUT0

[LMK3H0102](https://www.ti.com/product/LMK3H0102)

[SNAS847C](https://www.ti.com/lit/pdf/SNAS847) – NOVEMBER 2023 – REVISED OCTOBER 2024 **www.ti.com**

OUT0: 156.25 MHz LP-HCSL OUT1: 156.25 MHz LP-HCSL Temperature: 25 °C 12k – 20M RMS Jitter: 99 fs

Figure 9-6. 156.25-MHz LP-HCSL Output, Measured on OUT0

Texas

INSTRUMENTS

[LMK3H0102](https://www.ti.com/product/LMK3H0102)

[SNAS847C](https://www.ti.com/lit/pdf/SNAS847) – NOVEMBER 2023 – REVISED OCTOBER 2024

OUT0: 125 MHz LP-HCSL OUT1: 156.25 MHz LP-HCSL Temperature: 25 °C 12k – 20M RMS Jitter: 167 fs

Figure 9-7. 125-MHz LP-HCSL on OUT0 with 156.25-MHz LP-HCSL on OUT1

[SNAS847C](https://www.ti.com/lit/pdf/SNAS847) – NOVEMBER 2023 – REVISED OCTOBER 2024 **www.ti.com**

Figure 9-8. 156.25-MHz LP-HCSL on OUT1 with 125 MHz-LP-HCSL on OUT0

9.3 Power Supply Recommendations

9.3.1 Power-Up Sequencing

The LMK3H0102 provides multiple power supply pins. Each power supply supports 1.8 V, 2.5 V, or 3.3 V. Internal low-dropout regulators (LDO) source the internal blocks and allow each pin to be supplied with individual supply voltages. The VDD pin supplies the control pins, the serial interface, and the REF_CTRL pin. Therefore, any pullup resistors must be connected to the same domain as VDD.

If an output is not used, connect the corresponding VDDO x rail to VDD. If the VDD and VDDO x rails are the same voltage, TI recommends connecting these together directly. If VDD and the VDDO x rails differ, VDD must ramp first, with VDDO x no more than 5 ms after.

9.3.2 Decoupling Power Supply Inputs

Do not tie VDD and VDDO pins to ground. Use a separate ferrite bead to isolate the VDD and the VDDO supplies. If OUT0 and OUT1 are different frequencies, a separate ferrite bead must be used for each VDDO supply. For each supply voltage pin, a 0.1-µF or 1-µF capacitor must be placed very close to the pin.

Texas

INSTRUMENTS

9.4 Layout

9.4.1 Layout Guidelines

For this example, follow these guidelines:

- Isolate outputs using a GND shield. Route all outputs as differential pairs.
- Isolate outputs to adjacent outputs when generating multiple frequencies.
- Avoid impedance jumps in the fan-in and fan-out areas when possible.
- Use five vias to connect the thermal pad to a solid GND plane. Full-through vias are preferred.
- Place decoupling capacitors with small capacitance values very close to the supply pins. Place the decoupling capacitors on the same layer or on the bottom layer directly underneath the device. Larger values can be placed more far away. Ferrite beads are recommended to isolate the different output supplies and the VDD supply.
- Use multiple vias to connect wide supply traces to the respective power planes.

9.4.2 Layout Example

Below are printed circuit board (PCB) layout examples that show the application of thermal design practices and a low-inductance ground connection between the device DAP and the PCB.

Figure 9-9. PCB Layout Example for LMK3H0102, Top Layer

Figure 9-10. PCB Layout Example for LMK3H0102, Bottom Layer

10 Device and Documentation Support

TI offers an extensive line of development tools. Tools and software to evaluate the performance of the device, generate code, and develop solutions are listed below.

10.1 Documentation Support

10.1.1 Related Documentation

For documentation related to the evaluation module, refer to the *[LMK3H0102EVM](https://www.ti.com/lit/pdf/SNAU287)* user's guide.

10.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on [ti.com.](https://www.ti.com) Click on *Notifications* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

10.3 Support Resources

TI E2E™ [support forums](https://e2e.ti.com) are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use.](https://www.ti.com/corp/docs/legal/termsofuse.shtml)

10.4 Trademarks

TI E2E™ is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

10.5 Electrostatic Discharge Caution

This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

10.6 Glossary

[TI Glossary](https://www.ti.com/lit/pdf/SLYZ022) This glossary lists and explains terms, acronyms, and definitions.

11 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.

3. The package thermal pad must be soldered to the printed circuit board for optimal thermal and mechanical performance.

RER0016A

EXAMPLE BOARD LAYOUT

TQFN - 1.2 mm max height

PLASTIC QUAD FLATPACK - NO LEAD

NOTES: (continued)

4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature
number SLUA271 (www.ti.com/lit/slua271).
5. Vias are optional depending on application, refer

EXAMPLE STENCIL DESIGN

RER0016A

TQFN - 1.2 mm max height

PLASTIC QUAD FLATPACK - NO LEAD

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate
design recommendations.

12.1 Tape and Reel Information

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](https://www.ti.com/legal/terms-conditions/terms-of-sale.html) or other applicable terms available either on [ti.com](https://www.ti.com) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated