









**LP2980-ADJ** SNVS001F - APRIL 2000 - REVISED JULY 2023

# LP2980-ADJ 16-V, 50-mA, Low-Power, Adjustable Low-Dropout Regulator

### 1 Features

V<sub>IN</sub> range:

Legacy chip: 2.2 V to 16 V New chip: 2.5 V to 16V

V<sub>OUT</sub> range:

 Legacy chip: 1.23 V to 15.0 V New chip: 1.2 V to 15.0 V

 V<sub>OUT</sub>(typ) accuracy: Legacy chip: ±1% New chip: ±0.5%

Output accuracy over load and temperature:

Legacy chip: ±3.5% New chip: ±1%

Output current: Up to 50 mA

Quiescent current, low I<sub>O</sub> (new chip):

- 55 µA at  $I_{1,OAD} = 0$  mA - 350 µA at  $I_{LOAD} = 50 \text{ mA}$ 

Shutdown current over temperature:

Legacy chip: < 1 μA</li> New chip: ≤ 0.8 μA

Output current limiting and thermal protection

Stable with 2.2-µF ceramic capacitors (new chip)

High PSRR (new chip):

70 dB at 1 kHz, 42 dB at 1 MHz

Operating junction temperature: -40°C to +125°C

Package: 5-pin SOT-23 (DBV)

# 2 Applications

- Residential breakers
- Solid state drives (SSD)
- **Electricity meters**
- **Appliances**
- **Building automation**

# 250 50mA 1mA 10mA 200 Dropout (mV) 150 100 50 -75 -50 -25 0 25 50 75 100 125 150 Temperature (°C)

**Dropout Voltage vs Temperature for New Chip** 

# 3 Description

The LP2980-ADJ is an adjustable-output, wide-input, low-dropout voltage regulator supporting an input voltage range up to 16 V and up to 50 mA of load current. The LP2980-ADJ supports an output range of 1.2 V to 15.0 V (new chip) and 1.23 V to 15.0 V (legacy chip).

Additionally, the LP2980-ADJ (new chip) has a 1% output accuracy across load and temperature that can meet the needs of low-voltage microcontrollers (MCUs) and processors.

In the new chip, wide bandwidth PSRR performance of greater than 70 dB at 1 kHz and 45 dB at 1 MHz helps attenuate the switching frequency of an upstream DC/DC converter and minimize post regulator filtering.


The internal soft-start time and current-limit protection reduce inrush current during start up, thus minimizing input capacitance. Standard protection features, such as overcurrent and overtemperature protection, are included.

The LP2980-ADJ is available in a 5-pin, 2.9-mm × 1.6-mm SOT-23 (DBV) package.

## **Package Information**

PART NUMBER	PACKAGE <sup>(1)</sup>	PACKAGE SIZE(2)
LP2980-ADJ	DBV (SOT-23, 5)	2.9 mm × 2.8 mm

- For all available packages, see the orderable addendum at (1) the end of the data sheet.
- The package size (length × width) is a nominal value and includes pins, where applicable.



**Typical Application Circuit** 



### **Table of Contents**

1 Features	1	7.4 Device Functional Modes	19
2 Applications	1	8 Application and Implementation	21
3 Description	1	8.1 Application Information	21
4 Revision History	2	8.2 Typical Application	
5 Pin Configuration and Functions	3	8.3 Power Supply Recommendations	
6 Specifications	4	8.4 Layout	
6.1 Absolute Maximum Ratings	4	9 Device and Documentation Support	29
6.2 ESD Ratings		9.1 Device Support	
6.3 Recommended Operating Conditions	<mark>5</mark>	9.2 Receiving Notification of Documentation Updates	29
6.4 Thermal Information		9.3 Support Resources	
6.5 Electrical Characteristics	<mark>6</mark>	9.4 Trademarks	
6.6 Typical Characteristics	9	9.5 Electrostatic Discharge Caution	29
7 Detailed Description	17	9.6 Glossary	
7.1 Overview		10 Mechanical, Packaging, and Orderable	
7.2 Functional Block Diagram	17	Information	29
7.3 Feature Description	17		
<b>4 Revision History</b> NOTE: Page numbers for previous revisions	may differ f	rom page numbers in the current version.	
Changes from Revision E (April 2013) to I	Revision F (	July 2023) F	Page
<ul> <li>Added ESD Ratings table, Overview sect Application and Implementation section,</li> </ul>	ion, Feature Typical Appli	Description section, Device Functional Modes sectification section, Power Supply Recommendations Support section, and Mechanical, Packaging, and	
			1
		Description sections	
		Description sections	
• •			
<ul> <li>Unanged Pin Configuration and Functions</li> </ul>	s lide and se	ection	3

# Changes from Revision D (April 2013) to Revision E (April 2013)

Page



# **5 Pin Configuration and Functions**




Figure 5-1. DBV Package, 5-Pin SOT-23 (Top View)

**Table 5-1. Pin Functions** 

PIN		TYPE	DESCRIPTION		
NAME	NO.	ITPE	DESCRIPTION		
ADJ	4	I/O	Feedback pin to set the output voltage with help of the feedback divider. See the Recommended Operating Conditions section for more information.		
GND	2	_	Ground		
ON/OFF	3	ı	Enable pin for the LDO. Driving the $ON/\overline{OFF}$ pin high enables the device. Driving this pin low disables the device. High and low thresholds are listed in the <i>Electrical Characteristics</i> table. Tie this pin to $V_{IN}$ if unused.		
V <sub>IN</sub>	1	1	Input supply pin. Use a capacitor with a value of 1 µF or larger from this pin to ground. See the <i>Input and Output Capacitor Requirements</i> section for more information.		
V <sub>OUT</sub>	5	0	Output of the regulator. Use a capacitor with a value of 4.7 $\mu$ F (for legacy chip) and 2.2 $\mu$ F (for new chip) or larger from this pin to ground. See the <i>Input and Output Capacitor Requirements</i> section for more information.		

<sup>(1)</sup> The nominal output capacitance must be greater than 1 μF (for the new chip) and 2.2 μF (for the legacy chip). Throughout this document, the nominal derating on these capacitors is 50%. Make sure that the effective capacitance at the pin is greater than 1 μF (for the new chip) and 2.2 μF (for the legacy chip).



# **6 Specifications**

# 6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1) (2)

		MIN MAX	UNIT
V	Continuous input voltage range (for legacy chip)	-0.3 16	
V <sub>IN</sub>	Continuous input voltage range (for new chip)	-0.3	
	Output voltage range (for legacy chip)	-0.3 16	
V <sub>OUT</sub>	Output voltage range (for new chip)	-0.3 V <sub>IN</sub> + 0.3 or 18 (whichever is smaller)	V
V <sub>ADJ</sub>	ADJ pin voltage range (for new chip)	-0.3	
V <sub>IN</sub> – V <sub>OUT</sub> (3)	Input – Output voltage (for legacy chip)	-0.3 16	
V	ON/OFF pin voltage range (for legacy chip)	-0.3 16	
V <sub>ON/OFF</sub>	ON/OFF pin voltage range (for new chip)	-0.3	
Current	Maximum output	Internally limited	Α
Tomporatura	Operating junction, T <sub>J</sub>	<b>-55</b> 150	°C
Temperature	Storage, T <sub>stg</sub>	-65 15C	

<sup>(1)</sup> Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

# 6.2 ESD Ratings

			VALUE (Legacy Chip)	VALUE (New Chip)	UNIT
V	Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>	±2000	±3000	V
V <sub>(ESD)</sub>	Liectiostatic discriarge	Charged device model (CDM), per JEDEC specification JESD22-C101 <sup>(2)</sup>	NA	±1000	v

<sup>(1)</sup> JEDEC document JEP155 states that 2-kV HBM allows safe manufacturing with a standard ESD control process.

<sup>(2)</sup> All voltages with respect to GND.

<sup>(3)</sup> In legacy chip, the output PNP structure contains a diode between the V<sub>IN</sub> and V<sub>OUT</sub> terminals that is normally reverse-biased. Reversing the polarity from V<sub>IN</sub> to V<sub>OUT</sub> will turn on this diode

<sup>(2)</sup> JEDEC document JEP157 states that 500-V CDM allows safe manufacturing with a standard ESD control process.

# **6.3 Recommended Operating Conditions**

	MIN	NOM	MAX	UNIT
Supply input voltage (for legacy chip)	2.2		16	
Supply input voltage (for new chip)	2.5		16	
Output voltage (for legacy chip)	1.225		15.0	
Output voltage (for new chip)	1.2		15.0	
ADJ voltage (for legacy chip)		1.225		V
ADJ voltage (for new chip)		1.2		
Enable voltage (for legacy chip)	0		V <sub>IN</sub>	
Enable voltage (for new chip)	0		16	
Output current	0		50	mA
Input capacitor		1		
Output capacitor (for legacy chip) (2)	2.2	4.7		μF
Output capacitance (for new chip) (1)	1	2.2	200	
Feed-forward capacitor (for legacy chip)		7		
Feed-forward capacitor (for new chip)		10		pF
Operating junction temperature	-40		125	°C
	Supply input voltage (for new chip)  Output voltage (for legacy chip)  Output voltage (for new chip)  ADJ voltage (for legacy chip)  ADJ voltage (for new chip)  Enable voltage (for legacy chip)  Enable voltage (for new chip)  Output current  Input capacitor  Output capacitor (for legacy chip) (2)  Output capacitance (for new chip) (1)  Feed-forward capacitor (for legacy chip)  Feed-forward capacitor (for new chip)	Supply input voltage (for legacy chip)  Supply input voltage (for new chip)  Output voltage (for legacy chip)  ADJ voltage (for new chip)  Enable voltage (for legacy chip)  Output current  Output capacitor  Output capacitor (for legacy chip)  Peed-forward capacitor (for new chip)  2.2  Supply input voltage (for new chip)  1.225  Output voltage (for new chip)  Dutput capacitor  Output capacitor  Output capacitor (for legacy chip) (2)  Output capacitance (for new chip) (1)  Feed-forward capacitor (for legacy chip)  Feed-forward capacitor (for new chip)	Supply input voltage (for legacy chip)  Supply input voltage (for new chip)  Output voltage (for legacy chip)  ADJ voltage (for legacy chip)  Enable voltage (for new chip)  Output current  Output capacitor  Output capacitor (for legacy chip)  Feed-forward capacitor (for new chip)  1.225  2.2  2.5  1.225  1.225  ADJ voltage (for new chip)  0  1.225  1.225  ADJ voltage (for new chip)  0  1.2  Enable voltage (for new chip)  0  1.2  1.2  1.2  1.2  1.2  1.2  1.2	Supply input voltage (for legacy chip)         2.2         16           Supply input voltage (for new chip)         2.5         16           Output voltage (for legacy chip)         1.225         15.0           Output voltage (for new chip)         1.2         15.0           ADJ voltage (for legacy chip)         1.225         1.225           ADJ voltage (for new chip)         0         V <sub>IN</sub> Enable voltage (for legacy chip)         0         V <sub>IN</sub> Enable voltage (for new chip)         0         16           Output current         0         50           Input capacitor         1         0           Output capacitor (for legacy chip) (2)         2.2         4.7           Output capacitance (for new chip) (1)         1         2.2         200           Feed-forward capacitor (for legacy chip)         7         7           Feed-forward capacitor (for new chip)         10         10

- (1) For new chip, all capacitor values are assumed to derate to 50% of the nominal capacitor value. Maintain an effective output capacitance of 1 µF minimum for stability.
- (2) For legacy chip, minimum output capacitance of 2.2 μF is required with ESR range suggested in the *Recommended Capacitor Types* section
- (3) For legacy chip, an input capacitor of value ≥1 μF is required. It must be located not more than 0.5" from the input pin and returned to a clean analog ground.
- (4) Regarding the requirement of feed-forward capacitor (C<sub>FF</sub>), see the Feed-Forward Capacitor section.

### **6.4 Thermal Information**

			New Chip	
	THERMAL METRIC (2) (1)	DBV (SOT23-5)	DBV (SOT23-5)	UNIT
		5 PINS	5 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	205.4	178.6	°C/W
R <sub>0</sub> JC(top)	Junction-to-case (top) thermal resistance	78.8	77.9	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	46.7	47.2	°C/W
ΨЈТ	Junction-to-top characterization parameter	8.3	15.9	°C/W
ΨЈВ	Junction-to-board characterization parameter	46.3	46.9	°C/W

- (1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application note.
- (2) Thermal performance results are based on the JEDEC standard of 2s2p PCB configuration. These thermal metric parameters can be further improved by 35-55% based on thermally optimized PCB layout designs. See the analysis of the Impact of board layout on LDO thermal performance application report.



# **6.5 Electrical Characteristics**

specified at  $T_J$  = 25°C,  $V_{IN}$  =  $V_{OUT(nom)}$  + 1.0 V or VIN = 2.5 V (whichever is greater),  $I_{OUT}$  = 1 mA,  $V_{ON/OFF}$  = 2 V,  $C_{IN}$  = 1.0  $\mu$ F, and  $C_{OUT}$  = 2.2  $\mu$ F (unless otherwise noted)

	PARAMETER	2	TEST CONDITIONS	MIN	TYP	MAX	UNIT
		Legacy Chip	- I <sub>1</sub> = 1mA	1.213	1.225	1.237	
		New Chip	- IIIIA	1.194	1.2	1.206	
V	Deference Valtage	Legacy Chip	1 mA < I <sub>L</sub> < 50 mA, V <sub>OUT</sub> + 1 ≤ V <sub>IN</sub> ≤ 16V,	1.206	1.225	1.243	V
$V_{REF}$	Reference Voltage	New Chip	T <sub>J</sub> = 25°C	1.1928	1.2	1.206	V
		Legacy Chip	1 mA < I <sub>L</sub> < 50 mA, V <sub>OUT</sub> + 1 ≤ V <sub>IN</sub> ≤ 16V,	1.182	1.225	1.268	
		New Chip	–40°C ≤ T <sub>J</sub> ≤ 125°C	1.1892	1.2	1.2108	
		Legacy Chip	- 2.5V ≤ VIN ≤ 16V, T <sub>.1</sub> = 25°C		3.0	6.0	
$\Delta V_{REF/}$	Reference Voltage	New Chip	2.5V \$ VIN \$ 10V, 1j - 25 C		-0.5	4.0	m\/
$\Delta V_{IN}$	Line Regulation	Legacy Chip	2.5V ≤ VIN ≤ 16V, –40°C ≤ T <sub>⊥</sub> ≤ 125°C			15.0	
		New Chip	-2.5V \(\sigma\)			4.25	
		Legacy Chip	- I <sub>L</sub> = 0mA		1	3	
		New Chip			1	3.5	
		Legacy Chip	I <sub>L</sub> = 0mA, −40°C ≤ T <sub>J</sub> ≤ 125°C			5	
		New Chip				5.5	
		Legacy Chip	- I <sub>L</sub> = 1mA		7	10	
		New Chip			10.5	15.5	
		Legacy Chip	- I <sub>1</sub> = 1mA, -40°C ≤ T <sub>.1</sub> ≤ 125°C			15	
V <sub>IN</sub> -	Dropout voltage	New Chip	- IL - IIIIA, -40 C S IJ S 125 C			18.5	
$V_{OUT}$	Dropout voitage	Legacy Chip	-I <sub>1</sub> = 10mA		40	60	IIIV
		New Chip	TIL - TOTILA		95	115	
		Legacy Chip	- I <sub>L</sub> = 10mA, -40°C ≤ T <sub>J</sub> ≤ 125°C			90	
		New Chip	1 - 1011A, -40 0 3 1 3 123 0			148	-
		Legacy Chip	- I <sub>1</sub> = 50mA		120	150	
		New Chip	IL - JOHA		120	145	
		Legacy Chip	- I <sub>L</sub> = 50mA, -40°C ≤ T <sub>J</sub> ≤ 125°C			225	
		New Chip	- IL - JUHA, -40 C = 1J = 123 C			184	



# **6.5 Electrical Characteristics (continued)**

specified at  $T_J = 25$ °C,  $V_{IN} = V_{OUT(nom)} + 1.0$  V or VIN = 2.5 V (whichever is greater),  $I_{OUT} = 1$  mA,  $V_{ON/OFF} = 2$  V,  $C_{IN} = 1.0$   $\mu$ F, and  $C_{OUT} = 2.2$   $\mu$ F (unless otherwise noted)

	PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT	
		Legacy Chip	L = 0mA		60	95		
		New Chip	I <sub>L</sub> = 0mA		55	70		
		Legacy Chip	L = 0mA 40°C < T < 125°C		,	125		
		New Chip	$I_L = 0$ mA, $-40$ °C $\leq T_J \leq 125$ °C			90		
		Legacy Chip	1 - 1 - 1		80	110		
		New Chip	I <sub>L</sub> = 1mA		70	82		
		Legacy Chip	I <sub>1</sub> = 1mA, –40°C ≤ T <sub>.1</sub> ≤ 125°C			170		
		New Chip				105		
		Legacy Chip	L = 10mA		120	220		
I <sub>GND</sub>	Ground Pin Current	New Chip	I <sub>L</sub> = 10mA		150	188	μA	
·GND		Legacy Chip	L = 10mA			460	P	
		New Chip	$I_L = 10 \text{mA}, -40 \text{°C} \le T_J \le 125 \text{°C}$			220		
		Legacy Chip	L = 50mA	,	320	600		
		New Chip	I <sub>L</sub> = 50mA		350	420		
		Legacy Chip	L 50mA 4000 4 T 440500		1	1200		
		New Chip	$I_L = 50 \text{mA}, -40 ^{\circ}\text{C} \le T_J \le 125 ^{\circ}\text{C}$			600		
		Legacy Chip	$V_{ON/OFF} < 0.18V, V_{IN} \le 4.3V, -40^{\circ}C \le T_{J} \le$		0.01	1		
		New Chip	10500		0.2	0.8		
		New Chip	$V_{ON/OFF} < 0.18V, V_{IN} = 16V, -40^{\circ}C \le T_{J} \le 125^{\circ}C$	,		2.5		
	ADJ Pin Bias Current	Legacy Chip			150	350	nΛ	
I <sub>ADJ</sub>		New Chip	1 mA ≤ I <sub>L</sub> ≤ 50 mA		0.35	30	nA	
V <sub>UVLO+</sub>	Rising bias supply UVLO		V <sub>IN</sub> rising, –40°C ≤ T <sub>J</sub> ≤ 125°C		2.2	2.4		
V <sub>UVLO-</sub>	Falling bias supply UVLO	New Chip	$V_{IN}$ falling, $-40^{\circ}C \le T_{J} \le 125^{\circ}C$	1.9	2.07		V	
V <sub>UVLO(HY</sub> ST)	UVLO hysteresis		-40°C ≤ T <sub>J</sub> ≤ 125°C		0.130		v	
	ON/OFF is not up to a se	Legacy Chip	High = O/P ON	1.6	1.4		5 V	
\/			Low = O/P OFF		0.55	0.18		
V <sub>ON/OFF</sub>	ON/OFF input voltage	Now Chin	High = O/P ON	1.6	0.82			
		New Chip	Low = O/P OFF		0.7	0.18		
		Leggov Chin	V <sub>ON/OFF</sub> = 0		0.01	-1		
la	ON/OFF input Current	Legacy Chip	V <sub>ON/OFF</sub> = 5V		5	15	μA	
I <sub>ON/OFF</sub>	ON/OFF INPUT CUITERIT	New Chip	V <sub>ON/OFF</sub> = 0		-0.35	-0.7	μΑ	
		INEW CHIP	V <sub>ON/OFF</sub> = 5V		0.008	0.5		
I - (DV)	Peak Output Current	Legacy Chip	$V_{OUT} \ge V_{O}(NOM) - 5\%$	100	150			
I <sub>O</sub> (PK)	reak Output Gullellt	New Chip	VOUT = VO(INOINI) - 3%	130	150		m^	
I - (NAAV)	Short Circuit Current	Legacy Chip	P. = 0 (Steady State)		150		mA	
I <sub>O</sub> (MAX)	Short Circuit Cufferit	New Chip	R <sub>L</sub> = 0 (Steady State)		160			
		Legacy Chip	BW = 300 Hz to 50 kHz, C <sub>OUT</sub> = 10μF		160			
e <sub>n</sub>	Output Noise Voltage (RMS)	New Chip	BW = 300 Hz to 50 kHz, C <sub>OUT</sub> = 2.2μF		160		μV	
		New Chip	BW = 10 Hz to 100 kHz, C <sub>OUT</sub> = 2.2μF		220			
		Legacy Chip	f = 1 kHz, C <sub>OUT</sub> = 10μF		68			
ΔV <sub>OUT</sub> / ΔV <sub>IN</sub>	Ripple Rejection	New Ohin	f = 1 kHz, C <sub>OUT</sub> = 2.2μF		68		dB	
□ ∧ IM	11	New Chip	f = 100 kHz, C <sub>OUT</sub> = 2.2μF		45			



# **6.5 Electrical Characteristics (continued)**

specified at T<sub>J</sub> = 25°C,  $V_{IN}$  =  $V_{OUT(nom)}$  + 1.0 V or VIN = 2.5 V (whichever is greater),  $I_{OUT}$  = 1 mA,  $V_{ON/OFF}$  = 2 V,  $C_{IN}$  = 1.0  $\mu$ F, and  $C_{OUT}$  = 2.2  $\mu$ F (unless otherwise noted)

	PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
T <sub>sd(shutdo</sub> wn)	Thermal shutdown threshold	New Chip	Shutdown, temperature increasing		170		°C
T <sub>sd(reset)</sub>			Reset, temperature decreasing		150		

Submit Document Feedback

# 6.6 Typical Characteristics




Figure 6-1. Output Voltage vs Temperature for Legacy Chip




Figure 6-2. Output Voltage vs Temperature for New Chip




Figure 6-3. Output Voltage vs V<sub>IN</sub> for Legacy Chip




Figure 6-4. Output Voltage vs V<sub>IN</sub> for New Chip




Figure 6-5. Dropout Voltage vs V<sub>IN</sub> for New Chip





Figure 6-6. Dropout Voltage vs  $V_{\rm IN}$  and Temperature for New Chip






250 200 150 150 150 -75 -50 -25 0 25 50 75 100 125 150 Temperature (°C)

Figure 6-7. Dropout Voltage vs Temperature for Legacy Chip

Figure 6-8. Dropout Voltage vs Temperature for New Chip







Figure 6-9. Dropout Voltage vs Load Current for Legacy Chip

Figure 6-10. Dropout Voltage vs Load Current for New Chip







Figure 6-11. Output Regulation vs Load Current for Legacy Chip

Figure 6-12. Output Regulation vs Load Current for New Chip







Figure 6-13. Output Regulation vs Load Current and Temperature for New Chip

Figure 6-14. Output Regulation vs Input Voltage for New Chip







Figure 6-15. Ground-Pin Current vs Temperature for Legacy Chip

Figure 6-16. Ground-Pin Current vs Temperature for New Chip







Figure 6-17. Ground Pin Current vs Load Current for Legacy Chip

Figure 6-18. Ground Pin Current vs Load Current for New Chip






1000 Temperature -55 °C 25 °C 150 °C 800 -40 °C 0 °C 85 °C 125 °C 600 I<sub>GND</sub> (μA)  $V_{O} = 3.3 V$  $C_{O} = 4.7 uF$ 400 200 -200 8 VIN 2 4 6 10 12 14 16 0

Figure 6-19. Input Current vs Input Voltage for Legacy Chip

Figure 6-20. Input Current vs Input Voltage for New Chip







Figure 6-21. Short-Circuit Current vs Time for Legacy Chip

Figure 6-22. Short-Circuit Current vs Time for New Chip







Figure 6-23. Short-Circuit Current vs Time for Legacy Chip


Figure 6-24. Short-Circuit Current vs Time for New Chip



166  $V_{IN} = 4.3 \text{ V}$ 164 162 160 Current Limit (mA) 158 156 154 152 150 Temperature 0 °C -25 °C -— 85 °C — 125 °C -55 °C 150 °C 148 -40 °C 146 0.5 2.5 3 3.5 0 1.5 V<sub>OUT</sub> (V)

Figure 6-25. Short-Circuit Current vs Output Voltage for Legacy Chip

Figure 6-26. Short-Circuit Current vs Output Voltage for New Chip







Figure 6-27. Short-Circuit Current vs Temperature for New Chip

Figure 6-28. ADJ Pin Bias Current vs. Load Current for Legacy Chip







Figure 6-29. ADJ Pin Bias Current vs Load Current for New Chip

Figure 6-30. ADJ Pin Bias Current vs Temperature for Legacy Chip



at operating temperature  $T_J$  = 25°C,  $V_{IN}$  =  $V_{OUT(NOM)}$  + 1.0 V or 2.5 V (whichever is greater),  $I_{OUT}$  = 1 mA,  $ON/\overline{OFF}$  pin tied to  $V_{IN}$ ,  $C_{IN}$  = 1.0  $\mu$ F, and  $C_{OUT}$  = 4.7  $\mu$ F (unless otherwise noted)








Figure 6-31. ADJ Pin Bias Current vs Temperature for New Chip









Figure 6-33. ON/OFF Threshold vs Temperature for New Chip

Figure 6-34. Output Noise Density for Legacy Chip







Figure 6-36. Output Noise Density vs C<sub>OUT</sub> for New Chip

Submit Document Feedback



 $V_{IN}$  = 4.3 V,  $V_{OUT}$  = 3.3 V,  $C_{OUT}$  = 2.2  $\mu$ F,  $C_{FF}$  = 10 pF






Figure 6-38. Ripple Rejection for Legacy Chip




 $V_{IN}$  = 4.3 V,  $V_{OUT}$  = 3.3 V,  $I_{OUT}$  = 50 mA,  $C_{OUT}$  = 2.2  $\mu$ F



 $V_{IN}$  = 4.3 V,  $V_{OUT}$  = 3.3 V,  $I_{OUT}$  = 50 mA,  $C_{FF}$  = 10 pF








Figure 6-41. Ripple Rejection vs I<sub>OUT</sub> for New Chip





Figure 6-42. 2.2-µF ESR Curves for Legacy Chip






# 7 Detailed Description

#### 7.1 Overview

The LP2980-ADJ is an adjustable-output, low-dropout regulator that offers exceptional, cost-effective performance for both portable and nonportable applications. The LP2980-ADJ has an output tolerance of 1% across line, load, and temperature variation (for the new chip) and is capable of delivering 50 mA of continuous load current.

This device features integrated overcurrent protection, thermal shutdown, output enable, and internal output pulldown and has a built-in soft-start mechanism for controlled inrush current. This device delivers excellent line and load transient performance. The operating ambient temperature range of the device is  $-40^{\circ}$ C to  $+125^{\circ}$ C.

# 7.2 Functional Block Diagram



### 7.3 Feature Description

### 7.3.1 Output Enable

The ON/OFF pin for the device is an active-high pin. The output voltage is enabled when the voltage of the ON/OFF pin is greater than the high-level input voltage of the ON/OFF pin and disabled when the ON/OFF pin voltage is less than the low-level input voltage of the ON/OFF pin. If independent control of the output voltage is not needed, connect the ON/OFF pin to the input of the device.

For the new chip, the device has an internal pulldown circuit that activates when the device is disabled by pulling the ON/OFF pin voltage lower than the low-level input voltage of the ON/OFF pin, to actively discharge the output voltage.

# 7.3.2 Dropout Voltage

Dropout voltage  $(V_{DO})$  is defined as the input voltage minus the output voltage  $(V_{IN} - V_{OUT})$  at the rated output current  $(I_{RATED})$ , where the pass transistor is fully on.  $I_{RATED}$  is the maximum  $I_{OUT}$  listed in the *Recommended Operating Conditions* table. The pass transistor is in the ohmic or triode region of operation, and acts as a switch. The dropout voltage indirectly specifies a minimum input voltage greater than the nominal programmed output voltage at which the output voltage is expected to stay in regulation. If the input voltage falls to less than the nominal output regulation, then the output voltage falls as well.

For a CMOS regulator, the dropout voltage is determined by the drain-source on-state resistance ( $R_{DS(ON)}$ ) of the pass transistor. Therefore, if the linear regulator operates at less than the rated current, the dropout voltage for that current scales accordingly. The following equation calculates the  $R_{DS(ON)}$  of the device.



$$R_{\rm DS(ON)} = \frac{V_{\rm DO}}{I_{\rm RATED}} \tag{1}$$

#### 7.3.3 Current Limit

The device has an internal current limit circuit that protects the regulator during transient high-load current faults or shorting events. The current limit is a brick-wall scheme. In a high-load current fault, the brick-wall scheme limits the output current to the current limit (I<sub>CL</sub>). I<sub>CL</sub> is listed in the *Electrical Characteristics* table.

The output voltage is not regulated when the device is in current limit. When a current limit event occurs, the device begins to heat up because of the increase in power dissipation. When the device is in brick-wall current limit, the pass transistor dissipates power  $[(V_{IN} - V_{OUT}) \times I_{CL}]$ . If thermal shutdown is triggered, the device turns off. After the device cools down, the internal thermal shutdown circuit turns the device back on. If the output current fault condition continues, the device cycles between current limit and thermal shutdown. For more information on current limits, see the *Know Your Limits* application note.

Figure 7-1 shows a diagram of the current limit.




Figure 7-1. Current Limit

# 7.3.4 Undervoltage Lockout (UVLO)

For the new chip, the device has an independent undervoltage lockout (UVLO) circuit that monitors the input voltage, allowing a controlled and consistent turn on and off of the output voltage. To prevent the device from turning off if the input drops during turn on, the UVLO has hysteresis as specified in the *Electrical Characteristics* table.

### 7.3.5 Output Pulldown

The new chip has an output pulldown circuit. The output pulldown activates in the following conditions:

- When the device is disabled (V<sub>ON/OFF</sub> < V<sub>ON/OFF</sub>(LOW))
- If 1.0 V < V<sub>IN</sub> < V<sub>IIVI O</sub>

Do not rely on the output pulldown circuit for discharging a large amount of output capacitance after the input supply has collapsed because reverse current can flow from the output to the input. This reverse current flow can cause damage to the device. See the *Reverse Current* section for more details.

#### 7.3.6 Thermal Shutdown

The device contains a thermal shutdown protection circuit to disable the device when the junction temperature  $(T_J)$  of the pass transistor rises to  $T_{SD(shutdown)}$  (typical). Thermal shutdown hysteresis assures that the device resets (turns on) when the temperature falls to  $T_{SD(reset)}$  (typical).

The thermal time-constant of the semiconductor die is fairly short, thus the device can cycle on and off when thermal shutdown is reached until power dissipation is reduced. Power dissipation during start up can be high from large  $V_{\text{IN}} - V_{\text{OUT}}$  voltage drops across the device or from high inrush currents charging large output capacitors. Under some conditions, the thermal shutdown protection disables the device before start-up completes.

For reliable operation, limit the junction temperature to the maximum listed in the *Recommended Operating Conditions* table. Operation above this maximum temperature causes the device to exceed operational specifications. Although the internal protection circuitry of the device is designed to protect against thermal overall conditions, this circuitry is not intended to replace proper heat sinking. Continuously running the device into thermal shutdown or above the maximum recommended junction temperature reduces long-term reliability.

### 7.4 Device Functional Modes

### 7.4.1 Device Functional Mode Comparison

Table 7-1 shows the conditions that lead to the different modes of operation. See the *Electrical Characteristics* table for parameter values.

OPERATING MODE	PARAMETER					
OPERATING WIDDE	V <sub>IN</sub>	V <sub>ON/OFF</sub>	I <sub>OUT</sub>	T <sub>J</sub>		
Normal operation	$V_{IN} > V_{OUT(nom)} + V_{DO}$ and $V_{IN} > V_{IN(min)}$	$V_{ON/\overline{OFF}} > V_{ON/\overline{OFF}(HI)}$	$I_{OUT} < I_{OUT(max)}$	$T_J < T_{SD(shutdown)}$		
Dropout operation	$V_{IN(min)} < V_{IN} < V_{OUT(nom)} + V_{DO}$	$V_{ON/\overline{OFF}} > V_{ON/\overline{OFF}(HI)}$	$I_{OUT} < I_{OUT(max)}$	$T_J < T_{SD(shutdown)}$		
Disabled (any true condition disables the device)	V <sub>IN</sub> < V <sub>UVLO</sub>	V <sub>ON/OFF</sub> < V <sub>ON/</sub> OFF(LOW)	Not applicable	$T_{J} > T_{SD(shutdown)}$		

**Table 7-1. Device Functional Mode Comparison** 

#### 7.4.2 Normal Operation

The device regulates to the nominal output voltage when the following conditions are met:

- The input voltage is greater than the nominal output voltage plus the dropout voltage (V<sub>OUT(nom)</sub> + V<sub>DO</sub>)
- The output voltage is set by using ADJ pin (see External Feedback Resistors)
- The output current is less than the current limit (I<sub>OUT</sub> < I<sub>CL</sub>)
- The device junction temperature is less than the thermal shutdown temperature (T<sub>J</sub> < T<sub>SD</sub>)
- The ON/OFF voltage has previously exceeded the ON/OFF rising threshold voltage and has not yet decreased to less than the enable falling threshold

### 7.4.3 Dropout Operation

If the input voltage is lower than the nominal output voltage plus the specified dropout voltage, but all other conditions are met for normal operation, the device operates in dropout mode. In this mode, the output voltage tracks the input voltage. During this mode, the transient performance of the device becomes significantly degraded because the pass transistor is in the ohmic or triode region, and acts as a switch. Line or load transients in dropout can result in large output-voltage deviations.

When the device is in a steady dropout state (defined as when the device is in dropout,  $V_{IN} < V_{OUT(NOM)} + V_{DO}$ , directly after being in a normal regulation state, but *not* during start up), the pass transistor is driven into the ohmic or triode region. When the input voltage returns to a value greater than or equal to the nominal output voltage plus the dropout voltage ( $V_{OUT(NOM)} + V_{DO}$ ), the output voltage can overshoot for a short period of time while the device pulls the pass transistor back into the linear region.

#### 7.4.4 Disabled

The output of the device can be shutdown by forcing the voltage of the ON/OFF pin to less than the maximum ON/OFF pin low-level input voltage (see the *Electrical Characteristics* table). When disabled, the pass transistor is turned off, internal circuits are shutdown, and the output voltage is actively discharged to ground by an internal discharge circuit from the output to ground.

Submit Document Feedback



# 8 Application and Implementation

#### Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

### 8.1 Application Information

#### 8.1.1 External Feedback Resistors

The output voltage is set using the ADJ pin with help of the external feedback resistors,  $R_1$  and  $R_2$  (see Figure 8-2), according to the following equation:

$$V_{OUT} = V_{ADI} \times \left(1 + R_1 / R_2\right) \tag{2}$$

For the legacy chip, use a resistor from the ADJ pin to ground with a value of 51.1 k $\Omega$ .

For the new chip, to ignore the ADJ pin current error term in the  $V_{OUT}$  equation, set the feedback divider current to 100 times the ADJ pin current listed in the *Electrical Characteristics* table. This setting provides the maximum feedback divider series resistance, as shown in the following equation:

$$R_1 + R_2 \le V_{OUT} / (I_{ADI} \times 100)$$
 (3)

### 8.1.2 Recommended Capacitor Types

This section describes the recommended capacitors for both the new chip and the legacy chip.

### 8.1.2.1 Recommended Capacitors for the New Chip

The new chip is designed to be stable using low equivalent series resistance (ESR) ceramic capacitors at the input and output. Multilayer ceramic capacitors have become the industry standard for these types of applications and are recommended, but must be used with good judgment. Ceramic capacitors that employ X7R-, X5R-, and C0G-rated dielectric materials provide relatively good capacitive stability across temperature, whereas the use of Y5V-rated capacitors is discouraged because of large variations in capacitance.

Regardless of the ceramic capacitor type selected, the effective capacitance varies with operating voltage and temperature. Generally, expect the effective capacitance to decrease by as much as 50%. The input and output capacitors listed in the *Recommended Operating Conditions* table account for an effective capacitance of approximately 50% of the nominal value.

#### 8.1.2.2 Recommended Capacitors for the Legacy Chip

The ESR of a good-quality tantalum capacitor is almost directly centered in the middle of the *stable* range of the ESR curve (approximately  $0.5~\Omega-1~\Omega$ ). The temperature stability of tantalum capacitors is typically very good, with a total variation of only approximately 2:1 over the temperature range of  $-40^{\circ}$ C to  $+125^{\circ}$ C (ESR increases at colder temperatures). Avoid off-brand capacitors because some poor-quality tantalum capacitors are available with ESR values greater than  $10~\Omega$ , which usually causes oscillation problems. One caution regarding tantalum capacitors is that if used on the input, the ESR is low enough to be destroyed by a surge current if the capacitor is powered up from a low impedance source (such as a battery) that has no limit on inrush current. In this case, use a ceramic input capacitor that does not have this problem.

Ceramic capacitors are generally larger and more costly than tantalum capacitors for a given amount of capacitance. These capacitors also have a very low ESR that is quite stable with temperature. However, the ESR of a ceramic capacitor is typically low enough to make an LDO oscillate. A 2.2- $\mu$ F ceramic demonstrated an ESR of approximately 15 m $\Omega$  when tested. If used as an output capacitor, this ESR can cause instability (see the ESR curves in the *Typical Characteristics* section). If a ceramic capacitor is used on the output of an LDO, place a small resistor (approximately 1  $\Omega$ ) in series with the capacitor. If used as an input capacitor, no resistor is needed because there is no requirement for ESR on capacitors used on the input.

### 8.1.3 Input and Output Capacitor Requirements

For the legacy chip, an input capacitor  $(C_{IN}) \ge 1 \mu F$  is required (the amount of capacitance can be increased without limit). Any good-quality tantalum or ceramic capacitor can be used. The capacitor must be located no more than half an inch from the input pin and returned to a clean analog ground.

For the new chip, although an input capacitor is not required for stability, good analog design practice is to connect a capacitor from IN to GND. This capacitor counteracts reactive input sources and improves transient response, input ripple, and PSRR. Use an input capacitor if the source impedance is more than  $0.5~\Omega$ . A higher value capacitor can be necessary if large, fast rise-time load or line transients are anticipated or if the device is located several inches from the input power source.

Dynamic performance of the device is improved with the use of an output capacitor. Use an output capacitor within the range specified in the *Recommended Operating Conditions* table for stability.

### 8.1.4 Feed-Forward Capacitor (CFF)

A feed-forward capacitor ( $C_{FF}$ ) can be connected from the  $V_{OUT}$  pin to the ADJ pin.  $C_{FF}$  improves transient, noise, and PSRR performance, but is not required for regulator stability. Recommended  $C_{FF}$  values are listed in the *Recommended Operating Conditions* table. A higher capacitance  $C_{FF}$  can be used; however, the start-up time increases. For a detailed description of  $C_{FF}$  tradeoffs, see the *Pros and Cons of Using a Feedforward Capacitor with a Low-Dropout Regulator* application note.

 $C_{FF}$  and  $R_1$  form a zero in the loop gain at frequency  $f_Z$ , whereas  $C_{FF}$ ,  $R_1$ , and  $R_2$  form a pole in the loop gain at frequency  $f_P$ .  $C_{FF}$  zero and pole frequencies can be calculated from the following equations:

$$f_Z = 1 / (2 \times \pi \times C_{FF} \times R_1) \tag{4}$$

$$f_P = 1 / (2 \times \pi \times C_{FF} \times (R_1 || R_2))$$
 (5)

For the legacy chip, a feed-forward capacitor (C<sub>FF</sub>) of 7 pF is required, because this capacitor provides the lead compensation necessary for loop stability. Use a temperature-stable ceramic capacitor (NPO or COG type).

For the new chip, a  $C_{FF} \ge 10$  pF is required for stability only if the feedback divider current is less than 5  $\mu$ A. The following equation calculates the feedback divider current.

$$I_{\text{FB Divider}} = V_{\text{OUT}} / (R_1 + R_2) \tag{6}$$

To avoid start-up time increases from  $C_{FF}$ , limit the product  $C_{FF} \times R_1 < 50 \ \mu s$ .

For an output voltage of 1.2 V with the ADJ pin tied to the V<sub>OUT</sub> pin, no C<sub>FF</sub> is used.

### 8.1.5 Reverse Current

Excessive reverse current can damage this device. Reverse current flows through the intrinsic body diode of the pass transistor instead of the normal conducting channel. At high magnitudes, this current flow degrades the long-term reliability of the device.

Conditions where reverse current can occur are outlined in this section, all of which can exceed the absolute maximum rating of  $V_{OUT} \le V_{IN} + 0.3 \text{ V}$ .

- If the device has a large C<sub>OUT</sub> and the input supply collapses with little or no load current
- · The output is biased when the input supply is not established
- The output is biased above the input supply

If reverse current flow is expected in the application, use external protection to protect the device. Reverse current is not limited in the device, so external limiting is required if extended reverse voltage operation is anticipated.

Figure 8-1 shows one approach for protecting the device.




Figure 8-1. Example Circuit for Reverse Current Protection Using a Schottky Diode

# 8.1.6 Power Dissipation (P<sub>D</sub>)

Circuit reliability requires consideration of the device power dissipation, location of the circuit on the printed circuit board (PCB), and correct sizing of the thermal plane. The PCB area around the regulator must have few or no other heat-generating devices that cause added thermal stress.

To first-order approximation, power dissipation in the regulator depends on the input-to-output voltage difference and load conditions. The following equation calculates power dissipation (P<sub>D</sub>).

$$P_{D} = (V_{IN} - V_{OUT}) \times I_{OUT}$$

$$(7)$$

### Note

Power dissipation can be minimized, and therefore greater efficiency can be achieved, by correct selection of the system voltage rails. For the lowest power dissipation use the minimum input voltage required for correct output regulation.

For devices with a thermal pad, the primary heat conduction path for the device package is through the thermal pad to the PCB. Solder the thermal pad to a copper pad area under the device. This pad area must contain an array of plated vias that conduct heat to additional copper planes for increased heat dissipation.

The maximum power dissipation determines the maximum allowable ambient temperature ( $T_A$ ) for the device. According to the following equation, power dissipation and junction temperature are most often related by the junction-to-ambient thermal resistance ( $R_{\theta JA}$ ) of the combined PCB and device package and the temperature of the ambient air ( $T_A$ ).

$$T_{J} = T_{A} + (R_{\theta JA} \times P_{D}) \tag{8}$$

Thermal resistance  $(R_{\theta JA})$  is highly dependent on the heat-spreading capability built into the particular PCB design, and therefore varies according to the total copper area, copper weight, and location of the planes. The junction-to-ambient thermal resistance listed in the *Thermal Information* table is determined by the JEDEC standard PCB and copper-spreading area, and is used as a relative measure of package thermal performance. As mentioned in the *An empirical analysis of the impact of board layout on LDO thermal performance* application note,  $R_{\theta JA}$  can be improved by 35% to 55% compared to the *Thermal Information* table value with the PCB board layout optimization.

#### 8.1.7 Estimating Junction Temperature

The JEDEC standard now recommends the use of psi  $(\Psi)$  thermal metrics to estimate the junction temperatures of the linear regulator when in-circuit on a typical PCB board application. These metrics are not thermal



resistance parameters and instead offer a practical and relative way to estimate junction temperature. These psi metrics are determined to be significantly independent of the copper area available for heat-spreading. The *Thermal Information* table lists the primary thermal metrics, which are the junction-to-top characterization parameter  $(\psi_{JT})$  and junction-to-board characterization parameter  $(\psi_{JB})$ . These parameters provide two methods for calculating the junction temperature  $(T_J)$ , as described in the following equations. Use the junction-to-top characterization parameter  $(\psi_{JT})$  with the temperature at the center-top of device package  $(T_T)$  to calculate the junction temperature. Use the junction-to-board characterization parameter  $(\psi_{JB})$  with the PCB surface temperature 1 mm from the device package  $(T_B)$  to calculate the junction temperature.

$$T_{J} = T_{T} + \psi_{JT} \times P_{D} \tag{9}$$

#### where:

- · P<sub>D</sub> is the dissipated power
- · T<sub>T</sub> is the temperature at the center-top of the device package

$$T_{J} = T_{B} + \psi_{JB} \times P_{D} \tag{10}$$

#### where:

 T<sub>B</sub> is the PCB surface temperature measured 1 mm from the device package and centered on the package edge

For detailed information on the thermal metrics and how to use them, see the *Semiconductor and IC Package Thermal Metrics* application note.

Submit Document Feedback

Copyright © 2023 Texas Instruments Incorporated

# 8.2 Typical Application

Figure 8-2 shows the standard usage of the LP2980-ADJ as a low-dropout regulator.




Figure 8-2. LP2980-ADJ Typical Application

### 8.2.1 Design Requirements

For this design, use the minimum  $C_{OUT}$  value for stability (which can be increased without limit for improved stability and transient response). The  $ON/\overline{OFF}$  pin must be actively terminated. Connect this pin to  $V_{IN}$  if the shutdown feature is not used. Set the output voltage using a feedback divider between the  $V_{OUT}$  pin and the ADJ pin. Use an optional  $C_{FF}$  capacitor for improved transient, noise, and PSRR performance.

For the new chip, Table 8-1 summarizes the design requirements for Figure 8-2.

**Table 8-1. Design Parameters** 

the state of the s				
PARAMETER	DESIGN REQUIREMENT			
Input voltage	12 V			
Output voltage	2.5 V			
Output current	50 mA			
R <sub>1</sub> (feedback resistance)	108.33 kΩ			
R <sub>2</sub> (feedback resistance)	100.00 kΩ			

#### 8.2.2 Detailed Design Procedure

### 8.2.2.1 Setting V<sub>OUT</sub> For the LP2980-ADJ LDO

As illustrated in Figure 8-2, the LP2980-ADJ uses the feedback divider to set the output voltage. The output voltage operating range is 1.2 V to 15 V, and is calculated using:

$$V_{OUT} = V_{ADI} \times \left(1 + R_1/R_2\right) \tag{11}$$

where:

• V<sub>REF</sub> = 1.2 V (typical)

Choose resistors R1 and R2 as suggested in the External Feedback Resistors section.

Figure 8-2 depicts this configuration.



### 8.2.2.2 ON/OFF Input Operation

The LP2980-ADJ is shut off by driving the ON/OFF input low, and turned on by pulling the ON/OFF input high. If this feature is not used, the ON/OFF input must be tied to  $V_{IN}$  to keep the regulator output on at all times (the ON/OFF input must not be left floating).

To ensure proper operation, the signal source used to drive the ON/OFF input must be able to swing above and below the specified turn-on/turn-off voltage thresholds that specify an ON or OFF state (see the *Electrical Characteristics* table).

For the legacy chip, the turn-on (and turn-off) voltage signals applied to the ON/OFF input must have a slew rate which is greater than 40 mV/µs.

For the new chip, there is no restriction on the slew rate of the voltage signals applied to the ON/OFF input. Both fast and slow ramping voltage signals can be used to drive the ON/OFF pin.

#### Note

For the legacy chip only, the ON/OFF function does not operate correctly if a slow-moving signal is used to drive the ON/OFF input.

Submit Document Feedback

# 8.2.3 Application Curves




Figure 8-3. Load Transient Response for Legacy Chip




Figure 8-4. Load Transient Response for New Chip




Figure 8-5. Line Transient Response for Legacy Chip




Figure 8-6. Line Transient Response for New Chip




Figure 8-7. Start-Up vs C<sub>FF</sub> for New Chip

# 8.3 Power Supply Recommendations

A power supply can be used at the input voltage within the ranges given in the *Recommended Operating Conditions* table. Use bypass capacitors as described in the *Layout Guidelines* section.

# 8.4 Layout

# 8.4.1 Layout Guidelines

- · Bypass the input pin to ground with a bypass capacitor.
- The optimum placement of the bypass capacitor is closest to the V<sub>IN</sub> of the device and GND of the system.
   Care must be taken to minimize the loop area formed by the bypass capacitor connection, the V<sub>IN</sub> pin, and the GND pin of the system.
- For operation at full-rated load, use wide trace lengths to eliminate IR drop and heat dissipation.

## 8.4.2 Layout Example




Figure 8-8. Layout Diagram



# 9 Device and Documentation Support

# 9.1 Device Support

#### 9.1.1 Device Nomenclature

### Table 9-1. Available Options(1)

PRODUCT	V <sub>OUT</sub>
LP2980 <b>cxxxz</b> -ADJ/NOPB Legacy chip	<b>A</b> is for higher accuracy and non-A is for standard grade. <b>c</b> is the accuracy specification. <b>xxx</b> is the package designator. <b>z</b> is the package quantity. X is for large quantity reel and non-X is for small quantity reel.
LP2980 <b>Axxxz</b> -ADJ/ <b>M3</b>	A is for higher accuracy and non-A is for standard grade. <b>xxx</b> is the package designator. <b>z</b> is the package quantity. X is for large quantity reel and non-X is for small quantity reel. <b>M3</b> is a suffix designator for newer chip redesigns, fabricated on the latest TI process technology.

<sup>(1)</sup> For the most current package and ordering information, see the Package Option Addendum at the end of this document, or visit the device product folder at www.ti.com.

## 9.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

# 9.3 Support Resources

TI E2E<sup>™</sup> support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the guick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

#### 9.4 Trademarks

TI E2E™ is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

#### 9.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

### 9.6 Glossary

TI Glossary

This glossary lists and explains terms, acronyms, and definitions.

## 10 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

www.ti.com 30-Apr-2024

#### PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
							(6)				
LP2980IM5-ADJ/NOM3	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	L06B	Samples
LP2980IM5-ADJ/NOPB	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	L06B	Samples
LP2980IM5X-ADJ/NOPB	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	L06B	Samples

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.



# **PACKAGE OPTION ADDENDUM**

www.ti.com 30-Apr-2024

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 27-Feb-2025

# TAPE AND REEL INFORMATION





	•
A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LP2980IM5-ADJ/NOM3	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LP2980IM5-ADJ/NOPB	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LP2980IM5X-ADJ/NOPB	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LP2980IM5X-ADJ/NOPB	SOT-23	DBV	5	3000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3



www.ti.com 27-Feb-2025



### \*All dimensions are nominal

7 til dillionoro dio monimiai							
Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
LP2980IM5-ADJ/NOM3	SOT-23	DBV	5	3000	210.0	185.0	35.0
LP2980IM5-ADJ/NOPB	SOT-23	DBV	5	3000	210.0	185.0	35.0
LP2980IM5X-ADJ/NOPB	SOT-23	DBV	5	3000	210.0	185.0	35.0
LP2980IM5X-ADJ/NOPB	SOT-23	DBV	5	3000	208.0	191.0	35.0



SMALL OUTLINE TRANSISTOR



### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
  2. This drawing is subject to change without notice.
  3. Reference JEDEC MO-178.

- 4. Body dimensions do not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.25 mm per side.
- 5. Support pin may differ or may not be present.



SMALL OUTLINE TRANSISTOR



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE TRANSISTOR



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025. Texas Instruments Incorporated