

MCT8316A-Q1 High Speed Sensorless Trapezoidal Control Integrated FET BLDC Driver

1 Features

- AEC-Q100 qualified for automotive applications
 - Temperature Grade-1 : $-40^{\circ}\text{C} \leq T_{\text{A}} \leq 125^{\circ}\text{C}$
- Three-phase BLDC motor driver with integrated sensorless motor control algorithm
 - Code-free high speed Trapezoidal Control
 - Supports upto 3kHz (electrical frequency)
 - Very fast startup time (<50ms)
 - Fast Deceleration (<150ms)
 - Supports 120° or 150° modulation to improve acoustic performance
 - Windmilling support through forward resynchronization and reverse drive
 - Analog, PWM, freq. or I²C based speed input
 - Active Demagnetization to reduce power losses
 - Configurable motor startup and stop options
 - Optional closed loop speed control
 - Anti-voltage surge protections prevents overvoltage
 - Variable monitoring through DACOUT
- 4.5 to 35V operating voltage (40V abs max)
- High output current capability: 8A peak
- Low MOSFET on-state resistance
 - 95mΩ $R_{\text{DS}(\text{ON})}$ (HS + LS) at $T_{\text{A}} = 25^{\circ}\text{C}$
- Low power sleep mode
 - 3µA (maximum) at $V_{\text{VM}} = 24\text{-V}$, $T_{\text{A}} = 25^{\circ}\text{C}$
- Speed loop accuracy: 3% with internal clock and 1% with external clock reference
- Supports up to 100kHz PWM frequency for low inductance motor support
- Does not require external current sense resistor
- Built-in 3.3V ±5%, 20mA LDO regulator
- Built-in 3.3V/5V, 170mA buck regulator
- Dedicated DRVOFF pin to disable (Hi-Z) outputs
- Spread spectrum and slew rate for EMI mitigation
- Suite of Integrated protection features
 - Supply undervoltage lockout (UVLO)
 - Motor lock detection (5 different types)
 - Overcurrent protection (OCP)
 - Thermal warning and shutdown (OTW/TSD)
 - Fault condition indication pin (nFAULT)
 - Optional fault diagnostics over I²C interface

2 Applications

- Brushless-DC (BLDC) Motor Modules
- Two wheeler Fuel Pumps
- Headrest Control Modules

3 Description

The MCT8316A-Q1 provides a single-chip, code-free sensorless trapezoidal device for customers requiring high speed operation (up to 3kHz electrical) or very fast startup time (<50ms) for 12 to 24V brushless-DC motors up to 8A peak current. The MCT8316A-Q1 integrates three 1/2-H bridges with 40V absolute maximum capability and a very low $R_{\text{DS}(\text{ON})}$ of 95mΩ (high-side + low-side). Power management features of an adjustable buck regulator and LDO generate the 3.3V or 5.0V voltage rails for the device and can be used to power external circuits.

Sensorless trapezoidal control is highly configurable ranging from motor start-up behavior to closed loop operation through register settings. These settings can be saved in non-volatile EEPROM, which allows the device to operate stand-alone once the device has been configured. The device receives a speed command through a PWM input, analog voltage, variable frequency square wave or I²C command. There are a large number of protection features integrated into the MCT8316A-Q1, intended to protect the device, motor, and system against fault events.

Device Information


PART NUMBER	PACKAGE ⁽¹⁾	PACKAGE SIZE (NOM) ⁽²⁾
MCT8316A1VQRGFRQ1	Wettable flank VQFN (40)	7.00mm x 5.00mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.

(2) The package size (length x width) is a nominal value and includes pins, where applicable.

Documentation for reference:

- Refer [E2E FAQ](#) for clarification.
- Refer [MCT8316A-Q1 tuning guide](#)
- Refer to the [MCT8316A-Q1 EVM GUI](#)



Simplified Schematic



An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications, intellectual property matters and other important disclaimers. PRODUCTION DATA.

Table of Contents

1 Features	1	6.5 External Interface.....	69
2 Applications	1	6.6 EEPROM access and I ² C interface.....	71
3 Description	1	6.7 EEPROM (Non-Volatile) Register Map.....	77
4 Pin Configuration and Functions	3	6.8 RAM (Volatile) Register Map.....	128
5 Specifications	5	7 Application and Implementation	137
5.1 Absolute Maximum Ratings.....	5	7.1 Application Information.....	137
5.2 ESD Ratings Auto.....	5	7.2 Typical Applications.....	137
5.3 Recommended Operating Conditions.....	5	7.3 Power Supply Recommendations.....	144
5.4 Thermal Information.....	6	7.4 Layout.....	145
5.5 Electrical Characteristics.....	6	8 Device and Documentation Support	148
5.6 Characteristics of the SDA and SCL bus for Standard and Fast mode.....	13	8.1 Support Resources.....	148
6 Detailed Description	15	8.2 Trademarks.....	148
6.1 Overview.....	15	8.3 Electrostatic Discharge Caution.....	148
6.2 Functional Block Diagram.....	16	8.4 Glossary.....	148
6.3 Feature Description.....	17	9 Revision History	148
6.4 Device Functional Modes.....	69	10 Mechanical, Packaging, and Orderable Information	148

4 Pin Configuration and Functions




Figure 4-1. MCT8316A-Q1 40-Pin VQFN With Exposed Thermal Pad Top View

Table 4-1. Pin Functions

PIN	40-pin Package	TYPE ⁽¹⁾	DESCRIPTION
NAME	MCT8316A-Q1		
AGND	26	GND	Device analog ground. Refer Layout Guidelines for connections recommendation.
AVDD	27	PWR O	3.3V internal regulator output. Connect a X5R or X7R, 1µF, 6.3V ceramic capacitor between the AVDD and AGND pins. This regulator can source up to 20mA externally.
BRAKE	35	I	High → brake the motor Low → normal operation Connect to PGND via 10kΩ resistor, if not used
CP	8	PWR	Charge pump output. Connect a X5R or X7R, 1µF, 16V ceramic capacitor between the CP and VM pins.
CPH	7	PWR	Charge pump switching node. Connect a X5R or X7R, 47nF, ceramic capacitor between the CPH and CPL pins. TI recommends a capacitor voltage rating at least twice the normal operating voltage of the device.
CPL	6	PWR	
DACOUT2/SOX	36	O	Multipurpose pin: DAC output when configured as DACOUT2 CSA output configured as SOX
DACOUT1	37	O	DAC output DACOUT1
DACOUT2	38	O	DAC output DACOUT2
DGND	2	GND	Device digital ground. Refer Layout Guidelines for connections recommendation.

Table 4-1. Pin Functions (continued)

PIN	40-pin Package	TYPE ⁽¹⁾	DESCRIPTION
NAME	MCT8316A- Q1		
DIR	34	I	Direction of motor spinning; When low, phase driving sequence is OUT A → OUT B → OUT C When high, phase driving sequence is OUT A → OUT C → OUT B Connect to PGND via 10kΩ resistor, if not used
DRVOFF	21	I	Coast (Hi-Z) all six MOSFETs.
DVDD	1	PWR	1.5V internal regulator output. Connect a X5R or X7R, 1µF, 6.3V ceramic capacitor between the DVDD and DGND pins.
EXT_CLK	33	I	External clock reference input in external clock reference mode.
EXT_WD	32	I	External watchdog input.
FB_BK	3	PWR I/O	Feedback for buck regulator. Connect to buck regulator output after the inductor/resistor.
FG	29	O	Motor speed indicator output. Open-drain output requires an external pull-up resistor to 3.3V to 5V.
GND_BK	4	GND	Buck regulator ground. Refer Layout Guidelines for connections recommendation.
NC	22, 23, 24, 25, 39	-	No connection, open
nFAULT	40	O	Fault indicator. Pulled logic-low with fault condition; Open-drain output requires an external pull-up resistor to 3.3V to 5V.
OUTA	13, 14	PWR O	Half bridge output A
OUTB	16, 17	PWR O	Half bridge output B
OUTC	19, 20	PWR O	Half bridge output C
PGND	12, 15, 18	GND	Device power ground. Refer Layout Guidelines for connections recommendation.
SCL	31	I	I ² C clock input
SDA	30	I/O	I ² C data line
SPEED/ WAKE	28	I	Device speed input; supports analog, frequency or PWM speed input. The speed pin input can be configured through SPD_CTRL_MODE.
SW_BK	5	PWR	Buck switch node. Connect this pin to an inductor or resistor.
VM	9, 10, 11	PWR I	Device and motor power supply. Connect to motor supply voltage; bypass to GND with a 0.1µF capacitor plus one bulk capacitor. TI recommends a capacitor voltage rating at least twice the normal operating voltage of the device.
Thermal pad		GND	Must be connected to AGND

(1) I = input, O = output, GND = ground, PWR = power, NC = no connect

5 Specifications

5.1 Absolute Maximum Ratings

over operating ambient temperature range (unless otherwise noted)⁽¹⁾

	MIN	MAX	UNIT
Power supply pin voltage (VM)	-0.3	40	V
Power supply voltage ramp (VM)		4	V/μs
Voltage difference between ground pins (GND_BK, DGND, PGND, AGND)	-0.3	0.3	V
Charge pump voltage (CPH, CP)	-0.3	$V_{VM} + 6$	V
Charge pump negative switching pin voltage (CPL)	-0.3	$V_{VM} + 0.3$	V
Switching regulator pin voltage (FB_BK)	-0.3	6	V
Switching node pin voltage (SW_BK)	-0.3	$V_{VM} + 0.3$	V
Analog regulator pin voltage (AVDD)	-0.3	4	V
Digital regulator pin voltage (DVDD)	-0.3	1.7	V
Logic pin input voltage (BRAKE, DRVOFF, DIR, EXT_CLK, EXT_WD, SCL, SDA, SPEED)	-0.3	6	V
Open drain pin output voltage (nFAULT, FG)	-0.3	6	V
Output pin voltage (OUTA, OUTB, OUTC)	-1	$V_{VM} + 1$	V
Ambient temperature, T_A	-40	125	°C
Junction temperature, T_J	-40	150	°C
Storage temperature, T_{stg}	-65	150	°C

(1) Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute Maximum Ratings do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If used outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime

5.2 ESD Ratings Auto

			VALUE	UNIT
$V_{(ESD)}$	Electrostatic discharge	Human body model (HBM), per AEC Q100-002 ⁽¹⁾ HBM ESD Classification Level 2	±2000	V
		Charged device model (CDM), per AEC Q100-011 CDM ESD Classification Level C4B	±750	
		Corner pins	±750	
		Other pins	±750	

(1) AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

5.3 Recommended Operating Conditions

over operating ambient temperature range (unless otherwise noted)

			MIN	NOM	MAX	UNIT
V_{VM}	Power supply voltage	V_{VM}	4.5	24	35	V
I_{OUT} ⁽¹⁾	Peak output winding current	OUTA, OUTB, OUTC			8	A
V_{IN_LOGIC}	Logic input voltage	BRAKE, DRVOFF, DIR, EXT_CLK, EXT_WD, SPEED, SDA, SCL	-0.1		5.5	V
V_{OD}	Open drain pullup voltage	nFAULT, FG	-0.1		5.5	V
I_{OD}	Open drain output current capability	nFAULT, FG			5	mA
T_A	Operating ambient temperature		-40		125	°C
T_J	Operating junction temperature		-40		150	°C

(1) Power dissipation and thermal limits must be observed

5.4 Thermal Information

THERMAL METRIC ⁽¹⁾		MCT8316A -Q1	UNIT
		RGF (VQFN)	
		40 Pins	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	25.7	°C/W
$R_{\theta JC(\text{top})}$	Junction-to-case (top) thermal resistance	15.2	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	7.3	°C/W
Ψ_{JT}	Junction-to-top characterization parameter	0.2	°C/W
Ψ_{JB}	Junction-to-board characterization parameter	7.2	°C/W
$R_{\theta JC(\text{bot})}$	Junction-to-case (bottom) thermal resistance	2.0	°C/W

(1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics](#) application report.

5.5 Electrical Characteristics

at $T_J = -40^{\circ}\text{C}$ to $+150^{\circ}\text{C}$, $V_{VM} = 4.5$ to 35 V (unless otherwise noted). Typical limits apply for $T_A = 25^{\circ}\text{C}$, $V_{VM} = 24$ V

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
POWER SUPPLIES						
I_{VMQ}	VM sleep mode current	$V_{VM} > 6$ V, $V_{SPEED} = 0$, $T_A = 25^{\circ}\text{C}$	3	5	µA	
		$V_{SPEED} = 0$, $T_A = 125^{\circ}\text{C}$	3.5	7	µA	
I_{VMS}	VM standby mode current	$V_{VM} > 6$ V, $V_{SPEED} > V_{EN_SB}$, $\text{DRVOFF} = \text{High}$, $T_A = 25^{\circ}\text{C}$, $L_{BK} = 47 \mu\text{H}$, $C_{BK} = 22 \mu\text{F}$	8	15	mA	
		$V_{VM} > 6$ V, $V_{SPEED} > V_{EN_SB}$, $\text{DRVOFF} = \text{High}$, $R_{BK} = 22 \Omega$, $C_{BK} = 22 \mu\text{F}$	25	28	mA	
		$V_{VM} > 6$ V, $V_{SPEED} > V_{EN_SB}$, $\text{DRVOFF} = \text{High}$, $L_{BK} = 47 \mu\text{H}$, $C_{BK} = 22 \mu\text{F}$	8	15	mA	
		$V_{VM} > 6$ V, $V_{SPEED} > V_{EN_SB}$, $\text{DRVOFF} = \text{High}$, $R_{BK} = 22 \Omega$, $C_{BK} = 22 \mu\text{F}$	25	28	mA	
I_{VM}	VM operating mode current	$V_{VM} > 6$ V, $V_{SPEED} > V_{EX_SL}$, $\text{PWM_FREQ_OUT} = 10000\text{b}$ (25 kHz), $T_J = 25^{\circ}\text{C}$, $L_{BK} = 47 \mu\text{H}$, $C_{BK} = 22 \mu\text{F}$, No Motor Connected	11	18	mA	
		$V_{VM} > 6$ V, $V_{SPEED} > V_{EX_SL}$, $\text{PWM_FREQ_OUT} = 10000\text{b}$ (25 kHz), $T_J = 25^{\circ}\text{C}$, $R_{BK} = 22 \Omega$, $C_{BK} = 22 \mu\text{F}$, No Motor Connected	27	32	mA	
		$V_{VM} > 6$ V, $V_{SPEED} > V_{EX_SL}$, $\text{PWM_FREQ_OUT} = 10000\text{b}$ (25 kHz), $L_{BK} = 47 \mu\text{H}$, $C_{BK} = 22 \mu\text{F}$, No Motor Connected	11	17	mA	
		$V_{VM} > 6$ V, $V_{SPEED} > V_{EX_SL}$, $\text{PWM_FREQ_OUT} = 10000\text{b}$ (25 kHz), $R_{BK} = 22 \Omega$, $C_{BK} = 22 \mu\text{F}$, No Motor Connected	28	33	mA	
V_{AVDD}	Analog regulator voltage	$0 \text{ mA} \leq I_{AVDD} \leq 20 \text{ mA}$	3.125	3.3	3.465	V
I_{AVDD}	External analog regulator load			20	mA	
V_{DVDD}	Digital regulator voltage		1.4	1.55	1.65	V
V_{VCP}	Charge pump regulator voltage	VCP with respect to VM	4.0	4.7	5.5	V

at $T_J = -40^\circ\text{C}$ to $+150^\circ\text{C}$, $V_{VM} = 4.5$ to 35 V (unless otherwise noted). Typical limits apply for $T_A = 25^\circ\text{C}$, $V_{VM} = 24\text{ V}$

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
BUCK REGULATOR					
V_{BK}	Buck regulator average voltage ($L_{BK} = 47\text{ }\mu\text{H}$, $C_{BK} = 22\text{ }\mu\text{F}$)	$V_{VM} > 6\text{ V}$, $0\text{ mA} \leq I_{BK} \leq 170\text{ mA}$, $BUCK_SEL = 00b$	3.1	3.3	3.5
		$V_{VM} > 6\text{ V}$, $0\text{ mA} \leq I_{BK} \leq 170\text{ mA}$, $BUCK_SEL = 01b$	4.6	5.0	5.4
		$V_{VM} > 6\text{ V}$, $0\text{ mA} \leq I_{BK} \leq 170\text{ mA}$, $BUCK_SEL = 10b$	3.7	4.0	4.3
		$V_{VM} > 6.7\text{ V}$, $0\text{ mA} \leq I_{BK} \leq 170\text{ mA}$, $BUCK_SEL = 11b$	5.2	5.7	5.8
		$V_{VM} < 6.0\text{ V}$ ($BUCK_SEL = 00b, 01b, 10b, 11b$), $0\text{ mA} \leq I_{BK} \leq 170\text{ mA}$	$\frac{V_{VM} - I_{BK} * (R_{LBK} + 2)}{1}$		V
V_{BK}	Buck regulator average voltage ($L_{BK} = 22\text{ }\mu\text{H}$, $C_{BK} = 22\text{ }\mu\text{F}$)	$V_{VM} > 6\text{ V}$, $0\text{ mA} \leq I_{BK} \leq 20\text{ mA}$, $BUCK_SEL = 00b$	3.1	3.3	3.5
		$V_{VM} > 6\text{ V}$, $0\text{ mA} \leq I_{BK} \leq 20\text{ mA}$, $BUCK_SEL = 01b$	4.6	5.0	5.4
		$V_{VM} > 6\text{ V}$, $0\text{ mA} \leq I_{BK} \leq 20\text{ mA}$, $BUCK_SEL = 10b$	3.7	4.0	4.3
		$V_{VM} > 6.7\text{ V}$, $0\text{ mA} \leq I_{BK} \leq 20\text{ mA}$, $BUCK_SEL = 11b$	5.2	5.7	5.8
		$V_{VM} < 6.0\text{ V}$ ($BUCK_SEL = 00b, 01b, 10b, 11b$), $0\text{ mA} \leq I_{BK} \leq 20\text{ mA}$	$\frac{V_{VM} - I_{BK} * (R_{LBK} + 2)}{1}$		V
V_{BK}	Buck regulator average voltage ($R_{BK} = 22\text{ }\Omega$, $C_{BK} = 22\text{ }\mu\text{F}$)	$V_{VM} > 6\text{ V}$, $0\text{ mA} \leq I_{BK} \leq 10\text{ mA}$, $BUCK_SEL = 00b$	3.1	3.3	3.5
		$V_{VM} > 6\text{ V}$, $0\text{ mA} \leq I_{BK} \leq 10\text{ mA}$, $BUCK_SEL = 01b$	4.6	5.0	5.4
		$V_{VM} > 6\text{ V}$, $0\text{ mA} \leq I_{BK} \leq 10\text{ mA}$, $BUCK_SEL = 10b$	3.7	4.0	4.3
		$V_{VM} > 6.7\text{ V}$, $0\text{ mA} \leq I_{BK} \leq 10\text{ mA}$, $BUCK_SEL = 11b$	5.2	5.7	5.8
		$V_{VM} < 6.0\text{ V}$ ($BUCK_SEL = 00b, 01b, 10b, 11b$), $0\text{ mA} \leq I_{BK} \leq 10\text{ mA}$	$\frac{V_{VM} - I_{BK} * (R_{LBK} + 2)}{1}$		V
V_{BK_RIP}	Buck regulator ripple voltage	$V_{VM} > 6\text{ V}$, $0\text{ mA} \leq I_{BK} \leq 170\text{ mA}$, Buck regulator with inductor, $L_{BK} = 47\text{ }\mu\text{H}$, $C_{BK} = 22\text{ }\mu\text{F}$	-100	100	mV
		$V_{VM} > 6\text{ V}$, $0\text{ mA} \leq I_{BK} \leq 20\text{ mA}$, Buck regulator with inductor, $L_{BK} = 22\text{ }\mu\text{H}$, $C_{BK} = 22\text{ }\mu\text{F}$	-100	100	mV
		$V_{VM} > 6\text{ V}$, $0\text{ mA} \leq I_{BK} \leq 10\text{ mA}$, Buck regulator with resistor, $R_{BK} = 22\text{ }\Omega$, $C_{BK} = 22\text{ }\mu\text{F}$	-100	100	mV
I_{BK}	External buck regulator load	$L_{BK} = 47\text{ }\mu\text{H}$, $C_{BK} = 22\text{ }\mu\text{F}$, $BUCK_PS_DIS = 1b$		170	mA
		$L_{BK} = 47\text{ }\mu\text{H}$, $C_{BK} = 22\text{ }\mu\text{F}$, $BUCK_PS_DIS = 0b$		$170 - I_{AVDD}$	mA
		$L_{BK} = 22\text{ }\mu\text{H}$, $C_{BK} = 22\text{ }\mu\text{F}$, $BUCK_PS_DIS = 1b$		20	mA
		$L_{BK} = 22\text{ }\mu\text{H}$, $C_{BK} = 22\text{ }\mu\text{F}$, $BUCK_PS_DIS = 0b$		$20 - I_{AVDD}$	mA
		$R_{BK} = 22\text{ }\Omega$, $C_{BK} = 22\text{ }\mu\text{F}$, $BUCK_PS_DIS = 1b$		10	mA
		$R_{BK} = 22\text{ }\Omega$, $C_{BK} = 22\text{ }\mu\text{F}$, $BUCK_PS_DIS = 0b$		$10 - I_{AVDD}$	mA

at $T_J = -40^{\circ}\text{C}$ to $+150^{\circ}\text{C}$, $V_{VM} = 4.5$ to 35 V (unless otherwise noted). Typical limits apply for $T_A = 25^{\circ}\text{C}$, $V_{VM} = 24$ V

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
f_{SW_BK}	Buck regulator switching frequency	Regulation Mode	20	535	535	kHz
		Linear Mode	20	535	535	kHz
V_{BK_UV}	Buck regulator undervoltage lockout	V_{BK} rising, BUCK_SEL = 00b	2.7	2.8	2.95	V
		V_{BK} falling, BUCK_SEL = 00b	2.5	2.6	2.7	V
		V_{BK} rising, BUCK_SEL = 01b	4.3	4.4	4.55	V
		V_{BK} falling, BUCK_SEL = 01b	4.1	4.2	4.38	V
		V_{BK} rising, BUCK_SEL = 10b	2.7	2.8	2.95	V
		V_{BK} falling, BUCK_SEL = 10b	2.5	2.6	2.7	V
		V_{BK} rising, BUCK_SEL = 11b	4.3	4.4	4.55	V
		V_{BK} falling, BUCK_SEL = 11b	4.1	4.2	4.38	V
$V_{BK_UV_HYS}$	Buck regulator undervoltage lockout hysteresis	Rising to falling threshold, BUCK_SEL = 00b	90	200	400	mV
		Rising to falling threshold, BUCK_SEL = 01b	90	200	400	mV
		Rising to falling threshold, BUCK_SEL = 10b	90	200	400	mV
		Rising to falling threshold, BUCK_SEL = 11b	90	200	400	mV
I_{BK_CL}	Buck regulator current limit threshold	BUCK_CL = 0b	360	600	910	mA
		BUCK_CL = 1b	80	150	260	mA
I_{BK_OCP}	Buck regulator overcurrent protection trip point		2	3	4	A
t_{BK_RETRY}	Overcurrent protection retry time		0.7	1	1.3	ms

DRIVER OUTPUTS

$R_{DS(ON)}$	Total MOSFET on resistance (High-side + Low-side)	$V_{VM} > 6$ V, $I_{OUT} = 1$ A, $T_A = 25^{\circ}\text{C}$	95	125	$\text{m}\Omega$
		$V_{VM} < 6$ V, $I_{OUT} = 1$ A, $T_A = 25^{\circ}\text{C}$	105	130	$\text{m}\Omega$
		$V_{VM} > 6$ V, $I_{OUT} = 1$ A, $T_J = 150^{\circ}\text{C}$	140	185	$\text{m}\Omega$
		$V_{VM} < 6$ V, $I_{OUT} = 1$ A, $T_J = 150^{\circ}\text{C}$	145	190	$\text{m}\Omega$
SR	Phase pin slew rate switching low to high (Rising from 20 % to 80 %)	$V_{VM} = 24$ V, SLEW_RATE = 10b	80	125	185
		$V_{VM} = 24$ V, SLEW_RATE = 11b	130	200	280
SR	Phase pin slew rate switching high to low (Falling from 80 % to 20 %)	$V_{VM} = 24$ V, SLEW_RATE = 10b	80	125	185
		$V_{VM} = 24$ V, SLEW_RATE = 11b	110	200	280
t_{DEAD}	Output dead time (high to low / low to high)	$V_{VM} = 24$ V, SLEW_RATE = 10b	650	1000	ns
		$V_{VM} = 24$ V, SLEW_RATE = 11b	500	750	ns

at $T_J = -40^\circ\text{C}$ to $+150^\circ\text{C}$, $V_{VM} = 4.5$ to 35 V (unless otherwise noted). Typical limits apply for $T_A = 25^\circ\text{C}$, $V_{VM} = 24\text{ V}$

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
SPEED INPUT - PWM MODE					
f_{PWM}	PWM input frequency	0.01	100	100	kHz
Res _{PWM}	PWM input resolution	0.01 kHz $\leq f_{PWM} < 0.35$ kHz	11	12	13 bits
		0.35 kHz $\leq f_{PWM} < 2$ kHz	12	13	14 bits
		2 kHz $\leq f_{PWM} < 3.5$ kHz	11	11.5	12 bits
		3.5 kHz $\leq f_{PWM} < 7$ kHz	13	13.5	14 bits
		7 kHz $\leq f_{PWM} < 14$ kHz	12	12.5	13 bits
		14 kHz $\leq f_{PWM} < 29.3$ kHz	11	11.5	12 bits
		29.3 kHz $\leq f_{PWM} < 60$ kHz	10	10.5	11 bits
		60 kHz $\leq f_{PWM} \leq 100$ kHz	8	9	10 bits
SPEED INPUT - ANALOG MODE					
V _{ANA_FS}	Analog full-speed voltage	2.95	3	3.05	V
V _{ANA_RES}	Analog voltage resolution	732			µV
SPEED INPUT - FREQUENCY MODE					
f_{PWM_FREQ}	PWM input frequency range	Duty cycle = 50%	3	32767	Hz
SLEEP MODE					
V _{EN_SL}	Analog voltage to enter sleep state	SPD_CTRL_MODE = 00b (analog mode)		40	mV
V _{EX_SL}	Analog voltage to exit sleep state	SPD_CTRL_MODE = 00b (analog mode)	2.2		V
t _{DET_ANA}	Time needed to detect wake-up signal on SPEED pin	SPD_CTRL_MODE = 00b (analog mode) V _{SPEED} $> V_{EX_SL}$	0.5	1	1.5 µs
t _{WAKE}	Wake-up time from sleep state	V _{SPEED} $> V_{EX_SL}$ to DVDD voltage available, SPD_CTRL_MODE = 01b (PWM mode)		3	5 ms
t _{EX_SL_DR_ANA}	Time taken to drive motor after wake-up from sleep state	SPD_CTRL_MODE = 00b (analog mode), DVDD voltage available to first output PWM pulse, ISD detection disabled		20	ms
t _{DET_PWM}	Time needed to detect wake-up signal on SPEED pin	SPD_CTRL_MODE = 01b (PWM mode) V _{SPEED} $> V_{IH}$	0.5	1	1.5 µs
t _{WAKE_PWM}	Wake-up time from sleep state	V _{SPEED} $> V_{IH}$ to DVDD voltage available, SPD_CTRL_MODE = 01b (PWM mode)		3	5 ms
t _{EX_SL_DR_PWM}	Time taken to drive motor after wake-up from sleep state	SPD_CTRL_MODE = 01b (PWM mode), DVDD voltage available to first output PWM pulse, ISD detection disabled		20	ms
t _{DET_SL_ANA}	Time needed to detect sleep command	SPD_CTRL_MODE = 00b (analog mode), V _{SPEED} $< V_{EN_SL}$, SLEEP_TIME = 00b	0.035	0.05	0.065 ms
		SPD_CTRL_MODE = 00b (analog mode), V _{SPEED} $< V_{EN_SL}$, SLEEP_TIME = 01b	0.14	0.2	0.26 ms
		SPD_CTRL_MODE = 00b (analog mode), V _{SPEED} $< V_{EN_SL}$, SLEEP_TIME = 10b	14	20	26 ms
		SPD_CTRL_MODE = 00b (analog mode), V _{SPEED} $< V_{EN_SL}$, SLEEP_TIME = 11b	140	200	260 ms

at $T_J = -40^{\circ}\text{C}$ to $+150^{\circ}\text{C}$, $V_{VM} = 4.5$ to 35 V (unless otherwise noted). Typical limits apply for $T_A = 25^{\circ}\text{C}$, $V_{VM} = 24$ V

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
$t_{DET_SL_PWM}$	Time needed to detect sleep command	SPD_CTRL_MODE = 01b (PWM mode) or 11b (Frequency mode), $V_{SPEED} < V_{IL}$, SLEEP_TIME = 00b	0.035	0.05	0.065	ms
		SPD_CTRL_MODE = 01b (PWM mode) or 11b (Frequency mode), $V_{SPEED} < V_{IL}$, SLEEP_TIME = 01b	0.14	0.2	0.26	ms
		SPD_CTRL_MODE = 01b (PWM mode) or 11b (Frequency mode), $V_{SPEED} < V_{IL}$, SLEEP_TIME = 10b	14	20	26	ms
		SPD_CTRL_MODE = 01b (PWM mode) or 11b (Frequency mode), $V_{SPEED} < V_{IL}$, SLEEP_TIME = 11b	140	200	260	ms
t_{EN_SL}	Time needed to stop driving motor after detecting sleep command	$V_{SPEED} < V_{EN_SL}$ (analog mode) or $V_{SPEED} < V_{IL}$ (PWM mode or Frequency mode) or $V_{SPEED} < V_{IL}$ and DIGITAL_SPEED_CTRL = 0b (I ² C mode)		1	2	ms

at $T_J = -40^{\circ}\text{C}$ to $+150^{\circ}\text{C}$, $V_{VM} = 4.5$ to 35 V (unless otherwise noted). Typical limits apply for $T_A = 25^{\circ}\text{C}$, $V_{VM} = 24\text{ V}$

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
STANDBY MODE					
$t_{EX_SB_DR_ANA}$	Time taken to drive motor after exiting standby state SPD_CTRL_MODE = 00b (analog mode) $V_{SPEED} > V_{EX_SB}$, ISD detection disabled			6	ms
$t_{EX_SB_DR_PWM}$	Time taken to drive motor after exiting standby state SPD_CTRL_MODE = 01b (PWM mode) $V_{SPEED} > V_{IH}$, ISD detection disabled			6	ms
$t_{DET_SB_ANA}$	Time needed to detect standby command SPD_CTRL_MODE = 00b (analog mode) $V_{SPEED} < V_{EN_SB}$	0.5	1	2	ms
$t_{EN_SB_PWM}$	Time needed to detect standby command SPD_CTRL_MODE = 01b (PWM mode) $V_{SPEED} < V_{IL}$, SLEEP_TIME = 00b	0.035	0.05	0.065	ms
		0.14	0.2	0.26	ms
		14	20	26	ms
		140	200	260	ms
$t_{EN_SB_DIG}$	Time needed to detect standby command SPD_CTRL_MODE = 10b (I ² C mode), DIGITAL_SPEED_CTRL = 0b	1	2		ms
$t_{EN_SB_FREQ}$	Time needed to detect standby command SPD_CTRL_MODE = 11b (Frequency mode), $V_{SPEED} < V_{IL}$	4000			ms
t_{EN_SB}	Time needed to stop driving motor after detecting standby command $V_{SPEED} < V_{EN_SL}$ (analog mode) or $V_{SPEED} < V_{IL}$ (PWM or Frequency mode) or DIGITAL_SPEED_CTRL = 0b (I ² C mode)	1	2		ms
LOGIC-LEVEL INPUTS (BRAKE, DIR, EXT_CLK, EXT_WD, SCL, SDA, SPEED)					
V_{IL}	Input logic low voltage AVDD = 3 to 3.6 V		0.25*AV _{DD}		V
V_{IH}	Input logic high voltage AVDD = 3 to 3.6 V	0.65*AV _{DD}			V
V_{HYS}	Input hysteresis	50	500	800	mV
I_{IL}	Input logic low current AVDD = 3 to 3.6 V	-0.15		0.15	μA
I_{IH}	Input logic high current AVDD = 3 to 3.6 V	-0.4		0.15	μA
R_{PD_SPEED}	Input pulldown resistance SPEED pin To GND	0.6	1	1.4	MΩ
OPEN-DRAIN OUTPUTS (nFAULT, FG)					
V_{OL}	Output logic low voltage $I_{OD} = -5\text{ mA}$		0.4		V
I_{OZ}	Output logic high current $V_{OD} = 3.3\text{ V}$	0	0.5		μA
I²C Serial Interface					
V_{I2C_L}	LOW-level input voltage	-0.5	0.3*AV _D		V
V_{I2C_H}	HIGH-level input voltage	0.7*AV _D	5.5		V
V_{I2C_HYS}	Hysteresis	0.05*AV _{DD}			V
V_{I2C_OL}	LOW-level output voltage open-drain at 2mA sink current	0	0.4		V
I_{I2C_OL}	LOW-level output current $V_{I2C_OL} = 0.6\text{ V}$		6		mA
I_{I2C_IL}	Input current on SDA and SCL	-10 ²	10 ²		μA
C_i	Capacitance for SDA and SCL		10		pF
t_{of}	Output fall time from V_{I2C_H} (min) to V_{I2C_L} (max)	Standard Mode		250 ³	ns
		Fast Mode		250 ³	ns

at $T_J = -40^{\circ}\text{C}$ to $+150^{\circ}\text{C}$, $V_{VM} = 4.5$ to 35 V (unless otherwise noted). Typical limits apply for $T_A = 25^{\circ}\text{C}$, $V_{VM} = 24$ V

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
t_{SP}	Pulse width of spikes that must be suppressed by the input filter	Fast Mode	0	50 ⁴	ns	

OSCILLATOR

f_{OSCREF}	External clock reference	EXT_CLK_CONFIG = 000b	8	kHz
		EXT_CLK_CONFIG = 001b	16	kHz
		EXT_CLK_CONFIG = 010b	32	kHz
		EXT_CLK_CONFIG = 011b	64	kHz
		EXT_CLK_CONFIG = 100b	128	kHz
		EXT_CLK_CONFIG = 101b	256	kHz
		EXT_CLK_CONFIG = 110b	512	kHz
		EXT_CLK_CONFIG = 111b	1024	kHz

EEPROM

EE_{Prog}	Programming voltage		1.35	1.5	1.65	V
EE_{RET}	Retention	$T_A = 25^{\circ}\text{C}$	100	Years		
		$T_J = -40$ to 150°C	10	Years		
EE_{END}	Endurance	$T_J = -40$ to 150°C	1000	Cycles		
		$T_J = -40$ to 85°C	20000	Cycles		

PROTECTION CIRCUITS

V_{UVLO}	Supply undervoltage lockout (UVLO)	VM rising	4.3	4.4	4.5	V
		VM falling	4.1	4.2	4.3	V
V_{UVLO_HYS}	Supply undervoltage lockout hysteresis	Rising to falling threshold	110	200	350	mV
t_{UVLO}	Supply undervoltage deglitch time		3	5	7	μs
V_{OVP}	Supply overvoltage protection (OVP)	Supply rising, OVP_EN = 1, OVP_SEL = 0	32.5	34	35	V
		Supply falling, OVP_EN = 1, OVP_SEL = 0	31.8	33	34.3	V
		Supply rising, OVP_EN = 1, OVP_SEL = 1	20	22	23	V
		Supply falling, OVP_EN = 1, OVP_SEL = 1	19	21	22	V
V_{OVP_HYS}	Supply overvoltage protection (OVP)	Rising to falling threshold, OVP_SEL = 1	0.9	1	1.1	V
		Rising to falling threshold, OVP_SEL = 0	0.7	0.8	0.9	V
t_{OVP}	Supply overvoltage deglitch time		2.5	5	7	μs
V_{CPUV}	Charge pump undervoltage lockout (above VM)	Supply rising	2.25	2.5	2.75	V
		Supply falling	2.2	2.4	2.6	V
V_{CPUV_HYS}	Charge pump UVLO hysteresis	Rising to falling threshold	65	100	150	mV
V_{AVDD_UV}	Analog regulator undervoltage lockout	Supply rising	2.7	2.85	3	V
		Supply falling	2.5	2.65	2.8	V
$V_{AVDD_UV_HYS}$	Analog regulator undervoltage lockout hysteresis	Rising to falling threshold	180	200	240	mV
I_{OCP}	Overcurrent protection trip point	OCP_LVL = 0b	9.5	16	22	A
		OCP_LVL = 1b	15	24	28	A
t_{OCP}	Overcurrent protection deglitch time	OCP_DEG = 00b	0.02	0.2	0.4	μs
		OCP_DEG = 01b	0.2	0.6	1.2	μs
		OCP_DEG = 10b	0.5	1.2	1.8	μs
		OCP_DEG = 11b	0.9	1.6	2.5	μs

at $T_J = -40^\circ\text{C}$ to $+150^\circ\text{C}$, $V_{VM} = 4.5$ to 35 V (unless otherwise noted). Typical limits apply for $T_A = 25^\circ\text{C}$, $V_{VM} = 24\text{ V}$

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
t_{RETRY}	Overcurrent protection retry time	OCP_RETRY = 0	4	5	6	ms
		OCP_RETRY = 1	425	500	575	ms
T_{OTW}	Thermal warning temperature	Die temperature (T_J)	135	145	155	°C
T_{OTW_HYS}	Thermal warning hysteresis	Die temperature (T_J)	15	20	25	°C
T_{TSD_BUCK}	Thermal shutdown temperature (Buck)	Die temperature (T_J)	170	180	190	°C
$T_{TSD_BUCK_HYS}$	Thermal shutdown hysteresis (Buck)	Die temperature (T_J)	15	20	25	°C
T_{TSD_FET}	Thermal shutdown temperature (FET)	Die temperature (T_J)	165	175	185	°C
$T_{TSD_FET_HYS}$	Thermal shutdown hysteresis (FET)	Die temperature (T_J)	20	25	30	°C

(1) R_{LBK} is resistance of inductor L_{BK}

(2) If AVDD is switched off, I/O pins must not obstruct the SDA and SCL lines.

(3) The maximum t_f for the SDA and SCL bus lines (300 ns) is longer than the specified maximum t_{of} for the output stages (250 ns). This allows series protection resistors (R_s) to be connected between the SDA/SCL pins and the SDA/SCL bus lines without exceeding the maximum specified t_f .

(4) Input filters on the SDA and SCL inputs suppress noise spikes of less than 50 ns

5.6 Characteristics of the SDA and SCL bus for Standard and Fast mode

over operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	NOM	MAX	UNIT
Standard-mode						
f_{SCL}	SCL clock frequency		0	100		kHz
t_{HD_STA}	Hold time (repeated) START condition	After this period, the first clock pulse is generated	4			μs
t_{LOW}	LOW period of the SCL clock		4.7			μs
t_{HIGH}	HIGH period of the SCL clock		4			μs
t_{SU_STA}	Set-up time for a repeated START condition		4.7			μs
t_{HD_DAT}	Data hold time (2)	I2C bus devices	0 (3)		(4)	μs
t_{SU_DAT}	Data set-up time		250			ns
t_r	Rise time for both SDA and SCL signals			1000		ns
t_f	Fall time of both SDA and SCL signals (3) (6) (7) (8)			300		ns
t_{SU_STO}	Set-up time for STOP condition		4			μs
t_{BUF}	Bus free time between STOP and START condition		4.7			μs
C_b	Capacitive load for each bus line (9)			400		pF
t_{VD_DAT}	Data valid time (10)			3.45 (4)		μs
t_{VD_ACK}	Data valid acknowledge time (11)			3.45 (4)		μs
V_{nL}	Noise margin at the LOW level	For each connected device (including hysteresis)	0.1*AVD D			V
V_{nh}	Noise margin at the HIGHlevel	For each connected device (including hysteresis)	0.2*AVD D			V
Fast-mode						
f_{SCL}	SCL clock frequency		0	400		KHz
t_{HD_STA}	Hold time (repeated) START condition	After this period, the first clock pulse is generated	0.6			μs
t_{LOW}	LOW period of the SCL clock		1.3			μs
t_{HIGH}	HIGH period of the SCL clock		0.6			μs

over operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	NOM	MAX	UNIT
t_{SU_STA}	Set-up time for a repeated START condition		0.6		μs
t_{HD_DAT}	Data hold time (2)		0 (3)	(4)	μs
t_{SU_DAT}	Data set-up time		100 (5)		ns
t_r	Rise time for both SDA and SCL signals		20	300	ns
t_f	Fall time of both SDA and SCL signals (3) (6) (7) (8)		20 x (AVDD/ 5.5V)	300	ns
t_{SU_STO}	Set-up time for STOP condition		0.6		μs
t_{BUF}	Bus free time between STOP and START condition		1.3		μs
C_b	Capacitive load for each bus line (9)			400	pF
t_{VD_DAT}	Data valid time (10)			0.9 (4)	μs
t_{VD_ACK}	Data valid acknowledge time (11)			0.9 (4)	μs
V_{nL}	Noise margin at the LOW level	For each connected device (including hysteresis)	0.1*AVD D		V
V_{nh}	Noise margin at the HIGHlevel	For each connected device (including hysteresis)	0.2*AVD D		V

- (1) All values referred to $V_{IH(min)}$ and $V_{IL(max)}$ levels
- (2) t_{HD_DAT} is the data hold time that is measured from the falling edge of SCL, applies to data in transmission and the acknowledge.
- (3) A device must internally provide a hold time of at least 300 ns for the SDA signal (with respect to the $V_{IH(min)}$ of the SCL signal) to bridge the undefined region of the falling edge of SCL.
- (4) The maximum t_{HD_DAT} could be 3.45 μs and 0.9 μs for Standard-mode and Fast-mode, but must be less than the maximum of t_{VD_DAT} or t_{VD_ACK} by a transition time. This maximum must only be met if the device does not stretch the LOW period (t_{LOW}) of the SCL signal. If the clock stretched the SCL, the data must be valid by the set-up time before it releases the clock.
- (5) A fast-mode I²C-bus device can be used in a standard-mode I²C-bus system, but the requirement t_{SU_DAT} 250 ns must then be met. This will automatically be the case if the device does not stretch the LOW period of the SCL signal. If such a device does stretch the LOW period if the SCL signal, it must output the next data bit to the SDA line $t_{r(max)} + t_{SU_DAT} = 1000 + 250 = 1250$ ns (according to the standard-mode I²C-bus specification) before the SCL line is released. Also the acknowledge timing must meet this set-up time.
- (6) If mixed with HS-mode devices, faster fall times according to Table 10 are allowed.
- (7) The maximum t_f for the SDA and SCL bus lines is specified at 300 ns. The maximum fall time for the SDA output stage t_f is specified at 250 ns. This allows series protection resistors to be connected in between the SDA and the SCL pins and the SDA/SCL bus lines without exceeding the maximum specified t_f .
- (8) In Fast-mode Plus, fall time is specified the same for both output stage and bus timing. If series resistors are used, designers should allow for this when considering bus timing.
- (9) The maximum bus capacitance allowable may vary from the value depending on the actual operating voltage and frequency of the application.
- (10) t_{VD_DAT} = time for data signal from SCL LOW to SDA output (HIGH or LOW, depending on which one is worse).
- (11) t_{VD_ACK} = time for acknowledgement signal from SCL LOW to SDA output (HIGH or LOW, depending on which one is worse).

6 Detailed Description

6.1 Overview

The MCT8316A-Q1 provides a single-chip, code-free sensorless trapezoidal solution for customers requiring high speed operation (up to 3 kHz electrical speed) or very fast startup time (< 50ms) for 12- to 24-V brushless-DC motors requiring up to 8-A peak phase currents.

The MCT8316A-Q1 integrates three 1/2-H bridges with 40-V absolute maximum capability and a very low $R_{DS(ON)}$ of 95-mΩ (high-side + low-side) to enable high power drive capability. Current is sensed using an integrated current sensing circuit which eliminates the need for external sense resistors. Power management features of an adjustable buck regulator and LDO generate the necessary voltage rails for the device and can be used to power external circuits.

Sensorless trapezoidal control is highly configurable ranging from motor start-up behavior to closed loop operation through register settings. These settings can be stored in non-volatile EEPROM, which allows the device to operate stand-alone once it has been configured. MCT8316A-Q1 allows for a high level of monitoring; any variable in the algorithm can be displayed and observed as an analog output via two 12-bit DACs. This feature provides an effective method to tune speed loops as well as motor acceleration. The device receives a speed command through a PWM input, analog voltage, frequency input or I²C command.

In-built protection features include power-supply undervoltage lockout (UVLO), charge-pump undervoltage lockout (CPUV), overcurrent protection (OCP), AVDD undervoltage lockout (AVDD_UV), buck regulator UVLO, motor lock detection and overtemperature warning and shutdown (OTW and TSD). Fault events are indicated by the nFAULT pin with detailed fault information available in the registers.

The MCT8316A-Q1 device is available in a 0.5-mm pin pitch, wettable flank VQFN surface-mount package. The VQFN package size is 7 mm × 5 mm with a height of 1 mm.

6.2 Functional Block Diagram




Figure 6-1. MCT8316A-Q1 Functional Block Diagram

6.3 Feature Description

6.3.1 Output Stage

The MCT8316A-Q1 consists of an integrated 95-mΩ (combined high-side and low-side FETs' on-state resistance) NMOS FETs connected in a three-phase bridge configuration. A doubler charge pump provides the proper gate-bias voltage to the high-side NMOS FETs across a wide operating-voltage range in addition to providing 100% duty-cycle support. An internal linear regulator provides the gate-bias voltage for the low-side MOSFETs.

6.3.2 Device Interface Modes

The MCT8316A-Q1 supports I²C interface to provide end application design with adequate flexibility. MCT8316A-Q1 allows controlling the motor operation and system through BRAKE, DIR, DRVOFF, EXT_CLK, EXT_WD and SPEED/WAKE. MCT8316A-Q1 also provides different signals for monitoring algorithm variables, speed, fault and phase current feedback through DACOUT1, DACOUT2, FG, nFAULT and SOX.

6.3.2.1 Interface - Control and Monitoring

Motor Control Signals

- When BRAKE pin is driven 'High', MCT8316A-Q1 enters brake state. Low-side braking (see [Low-Side Braking](#)) is implemented during this brake state. MCT8316A-Q1 decreases output speed to value defined by BRAKE_DUTY_THRESHOLD before entering brake state. As long as BRAKE is driven 'High', MCT8316A-Q1 stays in brake state. Brake pin input can be overwritten by configuring BRAKE_INPUT over the I²C interface.
- The DIR pin decides the direction of motor spin; when driven 'High', the sequence is OUT A → OUT C → OUT B, and when driven 'Low' the sequence is OUT A → OUT B → OUT C. DIR pin input can be overwritten by configuring DIR_INPUT over the I²C interface.
- When DRVOFF pin is driven 'High', MCT8316A-Q1 stops driving the motor by turning OFF all MOSFETs (coast state). When DRVOFF is driven 'Low', MCT8316A-Q1 returns to normal state of operation, as if it was restarting the motor (see [DRVOFF Functionality](#)). DRVOFF does not cause the device to go to sleep or standby mode; the digital core is still active. Entry and exit from sleep or standby condition is controlled by SPEED pin.
- SPEED/WAKE pin is used to control motor speed and wake up MCT8316A-Q1 from sleep mode. SPEED pin can be configured to accept PWM, frequency or analog input signals. It is used to enter and exit from sleep and standby mode (see [Table 6-3](#)).

External Oscillator and Watchdog Signals (Optional)

- EXT_CLK pin may be used to provide an external clock reference (see [External Clock Source](#)).
- EXT_WD pin may be used to provide an external watchdog signal (see [External Watchdog](#)).

Output Signals

- DACOUT1 outputs internal variable defined by address in register DACOUT1_VAR_ADDR, the output of DACOUT1 is refreshed every PWM cycle (see [DAC outputs](#)).
- DACOUT2 outputs internal variable defined by address in register DACOUT2_VAR_ADDR, the output of DACOUT2 is refreshed every PWM cycle (see [DAC outputs](#)).
- FG pin provides pulses which are proportional to motor speed (see [FG Configuration](#)).
- nFAULT pin provides fault status in device or motor operation.
- SOX pin provides the output of one of the current sense amplifiers.

6.3.2.2 I²C Interface

The MCT8316A-Q1 supports an I²C serial communication interface that allows an external controller to send and receive data. This I²C interface lets the external controller configure the EEPROM and read detailed fault and motor state information. The I²C bus is a two-wire interface using the SCL and SDA pins which are described as follows:

- The SCL pin is the clock signal input.
- The SDA pin is the data input and output.

6.3.3 Step-Down Mixed-Mode Buck Regulator

The MCT8316A-Q1 has an integrated mixed-mode buck regulator in conjunction with AVDD to supply regulated 3.3 V or 5 V power for an external controller or system voltage rail. Additionally, the buck output can also be configured to 4 V or 5.7 V for supporting the extra headroom for external LDO for generating a 3.3 V or 5 V supplies. The output voltage of the buck is set by BUCK_SEL.

The buck regulator has a low quiescent current of ~1-2 mA during light loads to prolong battery life. The device improves performance during line and load transients by implementing a pulse-frequency current-mode control scheme which requires less output capacitance and simplifies frequency compensation design.

Table 6-1. Recommended settings for Buck Regulator

Buck Mode	Buck output voltage	Max output current from AVDD (I _{AVDD_MAX})	Max output current from Buck (I _{BK_MAX})	Buck current limit	AVDD power sequencing
Inductor - 47 μ H	3.3 V or 4 V	20 mA	170 mA - I _{AVDD}	600 mA (BUCK_CL = 0b)	Not supported (BUCK_PS_DIS = 1b)
Inductor - 47 μ H	5 V or 5.7 V	20 mA	170 mA - I _{AVDD}	600 mA (BUCK_CL = 0b)	Supported (BUCK_PS_DIS = 0b)
Inductor - 22 μ H	5 V or 5.7 V	20 mA	20 mA - I _{AVDD}	150 mA (BUCK_CL = 1b)	Not supported (BUCK_PS_DIS = 1b)
Inductor - 22 μ H	3.3 V or 4 V	20 mA	20 mA - I _{AVDD}	150 mA (BUCK_CL = 1b)	Supported (BUCK_PS_DIS = 0b)
Resistor - 22 Ω	5 V or 5.7 V	20 mA	10 mA - I _{AVDD}	150 mA (BUCK_CL = 1b)	Not supported (BUCK_PS_DIS = 1b)
Resistor - 22 Ω	3.3 V or 4 V	20 mA	10 mA - I _{AVDD}	150 mA (BUCK_CL = 1b)	Supported (BUCK_PS_DIS = 0b)

6.3.3.1 Buck in Inductor Mode

The buck regulator in MCT8316A-Q1 is primarily designed to support low inductance of 47- μ H and 22- μ H. A 47- μ H inductor allows the buck regulator to operate up to 170-mA load current support, whereas applications requiring current up to 20-mA can use a 22- μ H inductor which saves component size.

Figure 6-2 shows the connection of buck regulator in inductor mode.




Figure 6-2. Buck (Inductor Mode)

6.3.3.2 Buck in Resistor mode

If the external load requirement is less than 10-mA, the inductor can be replaced with a resistor. In resistor mode the power is dissipated across the external resistor and the efficiency is lower than buck in inductor mode.

Figure 6-3 shows the connection of buck in resistor mode.




Figure 6-3. Buck (Resistor Mode)

6.3.3.3 Buck Regulator with External LDO

The buck regulator also supports the voltage requirement to supply an external LDO to generate standard 3.3-V or 5-V output rail with higher accuracies. The buck output voltage should be configured to 4-V or 5.7-V to provide extra headroom to support the external LDO for generating 3.3-V or 5-V rail as shown in Figure 6-4. This allows for a lower-voltage LDO design to save cost and better thermal management due to low drop-out voltage.




Figure 6-4. Buck Regulator with External LDO

6.3.3.4 AVDD Power Sequencing from Buck Regulator

The AVDD LDO has an option of using the power supply from mixed mode buck regulator to reduce the device power dissipation. The power sequencing mode allows on-the-fly changeover of AVDD LDO input from DC mains (VM) to buck output (V_BK) as shown in Figure 6-5. This sequencing can be configured through the BUCK_PS_DIS bit. Power sequencing is supported only when buck output voltage is set to 5-V or 5.7-V.




Figure 6-5. AVDD Power Sequencing from Mixed Mode Buck Regulator

6.3.3.5 Mixed Mode Buck Operation and Control

The buck regulator implements a pulse frequency modulation (PFM) architecture with peak current mode control. The output voltage of the buck regulator is compared with the internal reference voltage (V_{BK_REF}) which is internally generated depending on the buck-output voltage setting (BUCK_SEL) which constitutes an outer voltage control loop. Depending on the comparator output going high ($V_{BK} < V_{BK_REF}$) or low ($V_{BK} > V_{BK_REF}$), the high-side power FET of the buck turns on and off respectively. An independent current control loop monitors the current in high-side power FET (I_{BK}) and turns off the high-side FET when the current becomes higher than the buck current limit (I_{BK_CL}). This implements a current limit control for the buck regulator. Figure 6-6 shows the architecture of the buck and various control/protection loops.




Figure 6-6. Buck Operation and Control Loops

6.3.3.6 Buck Undervoltage Protection

If at any time the voltage on the FB_BK pin (buck regulator output) falls lower than the V_{BK_UVLO} threshold, both the high-side and low-side MOSFETs of the buck regulator are disabled. MCT8316A-Q1 goes into reset state whenever buck UV event occurs, since the internal circuitry in MCT8316A-Q1 is powered from the buck regulator output.

6.3.3.7 Buck Overcurrent Protection

The buck overcurrent event is sensed by monitoring the current flowing through high-side MOSFET of the buck regulator. If the current through the high-side MOSFET exceeds the I_{BK_OCP} threshold for a time longer than the deglitch time (t_{OCP_DEG}), a buck OCP event is recognized. MCT8316A-Q1 goes into reset state whenever buck OCP event occurs, since the internal circuitry in MCT8316A-Q1 is powered from the buck regulator output.

6.3.4 AVDD Linear Voltage Regulator

A 3.3-V, linear regulator is integrated into the MCT8316A-Q1 family of devices and is available for use by external circuitry. The AVDD LDO regulator is used for powering up the internal circuitry of the device and additionally, this regulator can also provide the supply voltage for a low-power MCU or other circuitry supporting low current (up to 20-mA). The output of the AVDD regulator should be bypassed near the AVDD pin with a X5R or X7R, 1- μ F, 6.3-V ceramic capacitor routed directly back to the adjacent AGND ground pin.

The AVDD nominal, no-load output voltage is 3.3-V.




Figure 6-7. AVDD Linear Regulator Block Diagram

Use [Equation 1](#) to calculate the power dissipated in the device by the AVDD linear regulator with VM as supply (BUCK_PS_DIS = 1b)

$$P = (V_{VM} - V_{AVDD}) \times I_{AVDD} \quad (1)$$

For example, at a V_{VM} of 24-V, drawing 20-mA out of AVDD results in a power dissipation as shown in [Equation 2](#).

$$P = (24 \text{ V} - 3.3 \text{ V}) \times 20 \text{ mA} = 414 \text{ mW} \quad (2)$$

Use [Equation 3](#) to calculate the power dissipated in the device by the AVDD linear regulator with buck output as supply (BUCK_PS_DIS = 0b)

$$P = (V_{FB_BK} - V_{AVDD}) \times I_{AVDD} \quad (3)$$

6.3.5 Charge Pump

Since the output stages use N-channel FETs, the device requires a gate-drive voltage higher than the VM power supply to turn-on the high-side FETs. The MCT8316A-Q1 integrates a charge-pump circuit that generates a voltage above the VM supply for this purpose.

The charge pump requires two external capacitors (C_{CP} , C_{FLY}) for operation. See the block diagram and pin descriptions for details on these capacitors (value, connection, and so forth).




Figure 6-8. Charge Pump

6.3.6 Slew Rate Control

An adjustable gate-drive current control for the MOSFETs in the output stage is provided to achieve configurable slew rate for EMI mitigation. The MOSFET VDS slew rate is a critical factor for optimizing radiated emissions, total energy and duration of diode recovery spikes and switching voltage transients related to parasitic elements of the PCB. This slew rate is predominantly determined by the control of the internal MOSFET gate current as shown in Figure 6-9.




Figure 6-9. Slew Rate Circuit Implementation

The slew rate of each half-bridge can be adjusted through SLEW_RATE settings. Slew rate can be configured as 25-V/μs, 50-V/μs, 125-V/μs or 200-V/μs. The slew rate is calculated by the rise-time and fall-time of the voltage on OUTx pin as shown in [Figure 6-10](#).




Figure 6-10. Slew Rate Timings

6.3.7 Cross Conduction (Dead Time)

The device is fully protected against any cross conduction of the MOSFETs. The high-side and low-side MOSFETs are carefully controlled to avoid any shoot-through events by inserting a dead time (t_{dead}). This is implemented by sensing the gate-source voltage (VGS) of the high-side and low-side MOSFETs and ensuring that the VGS of high-side MOSFET has reached below turn-off levels before switching on the low-side MOSFET of same half-bridge as shown in [Figure 6-11](#) and [Figure 6-12](#) and vice versa.




Figure 6-11. Cross Conduction Protection




Figure 6-12. Dead Time

6.3.8 SPEED Control

The MCT8316A-Q1 offers four methods of directly controlling the speed of the motor. The speed control method is configured by SPD_CTRL_MODE. The speed command can be controlled in one of the following four ways.

- PWM input on SPEED pin by varying duty cycle of input signal
- Frequency input on SPEED pin by varying frequency of input signal
- Analog input on SPEED pin by varying amplitude of input signal
- Over I²C by configuring SPEED_CTRL

The speed can also be indirectly controlled by varying the supply voltage (V_M).




Figure 6-13. Multiplexing the Speed Command

The signal path from SPEED pin input (or I²C based speed input) to output duty cycle (DUTY OUT) applied to FETs is shown in Figure 6-13.




Figure 6-14. Speed Input Transfer Function

Figure 6-14 shows the relationship between DUTY CMD and SPEED REF / TARGET DUTY.

When speed loop is enabled, DUTY CMD sets the SPEED REF in Hz. MAX_SPEED sets the SPEED REF at DUTY CMD of 100%. MIN_DUTY sets the minimum SPEED REF ($\text{MIN_DUTY} \times \text{MAX_SPEED}$). SPEED REF stays clamped at ($\text{MIN_DUTY} \times \text{MAX_SPEED}$) for $\text{ZERO_DUTY_THR} < \text{DUTY CMD} < \text{MIN_DUTY}$.

When speed loop is disabled, DUTY CMD sets the TARGET DUTY in % - TARGET DUTY is 100% when DUTY CMD is 100% and TARGET DUTY is equal to MIN_DUTY when DUTY CMD is set to MIN_DUTY. TARGET DUTY stays clamped at MIN_DUTY for $\text{ZERO_DUTY_THR} < \text{DUTY CMD} < \text{MIN_DUTY}$.

ZERO_DUTY_THR sets the DUTY CMD below which SPEED REF/ TARGET DUTY (speed loop enabled/disabled) is set to zero and motor is in stopped state. AVS, CL_ACC configure the transient characteristics of DUTY OUT; the steady state value of DUTY OUT is directly configured in % through TARGET DUTY (when speed loop is disabled) or through SPEED REF (when speed loop is enabled).

6.3.8.1 Analog-Mode Speed Control

Analog input based speed control can be configured by setting SPD_CTRL_MODE to 00b. In this mode, the duty command (DUTY CMD) varies with the analog voltage input on the SPEED pin(V_{SPEED}). When $0 < V_{SPEED} < V_{EN_SB}$, DUTY CMD is set to zero and the motor is stopped. When $V_{EN_SB} < V_{SPEED} < V_{ANA_FS}$, DUTY CMD varies linearly with V_{SPEED} as shown in [Figure 6-15](#). When $V_{SPEED} > V_{ANA_FS}$, DUTY CMD is clamped to 100%.




Figure 6-15. Analog-Mode Speed Control

6.3.8.2 PWM-Mode Speed Control

PWM based speed control can be configured by setting SPD_CTRL_MODE to 01b. In this mode, the PWM duty cycle applied to the SPEED pin can be varied from 0 to 100% and duty command (DUTY CMD) varies linearly with the applied PWM duty cycle. DUTY CMD is set to zero and the motor is stopped when the PWM signal at SPEED pin stays $< V_{DIG_IL}$ for longer than $t_{EN_SB_PWM}$. The frequency of the PWM input signal applied to the SPEED pin is defined as f_{PWM} and the range for this frequency can be configured through SPD_PWM_RANGE_SELECT.

Note

f_{PWM} is the frequency of the PWM signal the device can accept at SPEED pin to control motor speed. It does not correspond to the PWM output frequency that is applied to the motor phases. The PWM output frequency can be configured through PWM_FREQ_OUT (see [Section 6.3.15](#)).




Figure 6-16. PWM-Mode Speed Control

6.3.8.3 I²C based Speed Control

I²C based serial interface can be used for speed control by setting SPD_CTRL_MODE to 10b. In this mode, the duty command can be written directly into SPEED_CTRL. If SPEED pin input is $< V_{EN_SL}$ for a time longer than SLEEP_TIME and SPEED_CTRL is set to zero, MCT8316A-Q1 enters sleep state. When SPEED pin $> V_{EX_SL}$, MCT8316A-Q1 exits sleep state and speed is controlled through SPEED_CTRL. If SPEED_CTRL is set to zero and SPEED pin $> V_{EX_SL}$, MCT8316A-Q1 is in standby state.

6.3.8.4 Frequency-Mode Speed Control

Frequency based speed control is configured by setting SPD_CTRL_MODE to 11b. In this mode, duty command varies linearly as a function of the frequency of the square wave input at SPEED pin as given in [Equation 4](#). Input frequency greater than INPUT_MAX_FREQUENCY clamps the duty command to 100%. The duty command is set to zero and the motor is stopped when the frequency signal at SPEED pin stays $< V_{DIG_IL}$ for longer than $t_{EN_SB_FREQ}$.

$$\text{Duty command} = \text{Frequency at SPEED pin} / \text{INPUT_MAX_FREQUENCY} * 100 \quad (4)$$

6.3.9 Starting the Motor Under Different Initial Conditions

The motor can be in one of three states when MCT8316A-Q1 begins the start-up process. The motor may be stationary, spinning in the forward direction, or spinning in the reverse direction. The MCT8316A-Q1 includes a number of features to allow for reliable motor start-up under all of these conditions. [Figure 6-17](#) shows the motor start-up flow for each of the three initial motor states.




Figure 6-17. Starting the motor under different initial conditions

Note

"Forward" means "spinning in the same direction as the commanded direction", and "Reverse" means "spinning in the opposite direction as the commanded direction".

6.3.9.1 Case 1 – Motor is Stationary

If the motor is stationary, the commutation must be initialized to be in phase with the position of the motor. The MCT8316A-Q1 provides various options to initialize the commutation logic to the motor position and reliably start the motor.

- The align and double align techniques force the motor into alignment by applying a voltage across a particular motor phase to force the motor to rotate in alignment with this phase.
- Initial position detect (IPD) determines the position of the motor based on the deterministic inductance variation, which is often present in BLDC motors.
- The slow first cycle method starts the motor by applying a low frequency cycle to align the rotor position to the applied commutation by the end of one electrical rotation.

MCT8316A-Q1 also provides a configurable brake option to ensure the motor is stationary before initiating one of the above start-up methods. Device enters open loop acceleration after going through the configured start-up method.

6.3.9.2 Case 2 – Motor is Spinning in the Forward Direction

If the motor is spinning forward (same direction as the commanded direction) with sufficient speed (BEMF), the MCT8316A-Q1 resynchronizes with the spinning motor and continues commutation by going directly to closed loop operation. By resynchronizing to the spinning motor, the user achieves the fastest possible start-up time for this initial condition. This resynchronization feature can be enabled or disabled through RESYNC_EN. If resynchronization is disabled, the MCT8316A-Q1 can be configured to wait for the motor to coast to a stop and/or apply a brake. After the motor has stopped spinning, the motor start-up sequence proceeds as in Case 1, considering the motor is stationary.

6.3.9.3 Case 3 – Motor is Spinning in the Reverse Direction

If the motor is spinning in the reverse direction (the opposite direction as the commanded direction), the MCT8316A-Q1 provides several methods to change the direction and drive the motor to the target speed reference in the commanded direction.

The reverse drive method allows the motor to be driven so that it decelerates through zero speed. The motor achieves the shortest possible spin-up time when spinning in the reverse direction.

If reverse drive is not enabled, then the MCT8316A-Q1 can be configured to wait for the motor to coast to a stop and/or apply a brake. After the motor has stopped spinning, the motor start-up sequence proceeds as in Case 1, considering the motor is stationary.

Note

Take care when using the reverse drive or brake feature to ensure that the current is limited to an acceptable level and that the supply voltage does not surge as a result of energy being returned to the power supply.

6.3.10 Motor Start Sequence (MSS)

Figure 6-18 shows the motor-start sequence implemented in the MCT8316A-Q1 device.




Figure 6-18. Motor Start-up Sequence

Power-On State	This is the initial state of the Motor Start Sequence (MSS) when MCT8316A-Q1 is powered on. In this state, MCT8316A-Q1 configures the peripherals, initializes the algorithm parameters from EEPROM and prepares for driving the motor.
Sleep/Standy	In this state, SPEED_REF/POWER_REF/TARGET_DUTY is set to zero and MCT8316A-Q1 is either in sleep or standby mode depending on DEV_MODE and SPEED/WAKE pin voltage.
SPEED_REF/POWER_REF/ TARGET_DUTY > 0 Judgement	When SPEED_REF/POWER_REF/TARGET_DUTY is set to greater than zero, MCT8316A-Q1 exits the sleep/standby state and proceeds to ISD_EN judgement. As long as SPEED_REF is set to zero, MCT8316A-Q1 stays in sleep/standby state.
ISD_EN Judgement	MCT8316A-Q1 checks to see if the initial speed detect (ISD) function is enabled (ISD_EN = 1b). If ISD is enabled, MSS proceeds to the BEMF < STAT_DETECT_THR judgement. Instead, if ISD is disabled, the MSS proceeds directly to the BRAKE_EN judgement.
BEMF < STAT_DETECT_THR or BEMF < FG_BEMF_THR Judgement	ISD determines the initial condition (speed, angle, direction of spin) of the motor (see Section 6.3.10.1). If motor is deemed to be stationary (BEMF < STAT_DETECT_THR or BEMF < FG_BEMF_THR), the MSS proceeds to second BEMF < STAT_DETECT_THR judgement. If the motor is not stationary, MSS proceeds to verify the direction of spin.
Direction of spin Judgement	The MSS determines whether the motor is spinning in the forward or the reverse direction. If the motor is spinning in the forward direction, the MCT8316A-Q1 proceeds to the RESYNC_EN judgement. If the motor is spinning in the reverse direction, the MSS proceeds to the RVS_DR_EN judgement.
RESYNC_EN Judgement	If RESYNC_EN is set to 1b, MCT8316A-Q1 proceeds to BEMF > RESYNC_MIN_THRESHOLD judgement. If RESYNC_EN is set to 0b, MSS proceeds to HIZ_EN judgement.
BEMF > RESYNC_MIN_THRESHOLD Judgement	If motor speed is such that BEMF > RESYNC_MIN_THRESHOLD, MCT8316A-Q1 uses the speed and position information from ISD to transition to the closed loop state (see Section 6.3.10.2) directly. If BEMF < RESYNC_MIN_THRESHOLD, MCT8316A-Q1 proceeds to BEMF < STAT_DETECT_THR judgement.
BEMF < STAT_DETECT_THR Judgement	If motor speed is such that BEMF > STAT_DETECT_THR, MCT8316A-Q1 proceeds to motor coast timeout. If BEMF < STAT_DETECT_THR, MCT8316A-Q1 proceeds to STAT_BRK_EN judgement.
Motor Coast Timeout	MCT8316A-Q1 waits for 200000 PWM cycles for the motor to coast down to a speed where BEMF < STAT_DETECT_THR; after 200000 PWM cycles lapse in the motor coast state, MCT8316A-Q1 proceeds to STAT_BRK_EN judgement irrespective of BEMF. If BEMF < STAT_DETECT_THR during motor coast before the 200000 cycle timeout, MCT8316A-Q1 proceeds to STAT_BRK_EN judgement immediately.
STAT_BRK_EN Judgement	The MSS checks if the stationary brake function is enabled (STAT_BRK_EN =1b). If the stationary brake function is enabled, the MSS advances to the stationary brake routine. If the stationary brake function is disabled, the MSS advances to motor start-up state (see Section 6.3.10.4).
Stationary Brake Routine	The stationary brake routine can be used to ensure the motor is completely stationary before attempting to start the motor. The stationary brake is applied by turning on all three low-side driver MOSFETs for a time configured by STARTUP_BRK_TIME.

RVS_DR_EN Judgement	The MSS checks to see if the reverse drive function is enabled (RVS_DR_EN = 1b). If it is enabled, the MSS transitions to check speed of the motor in reverse direction. If the reverse drive function is not enabled (RVS_DR_EN = 0b), the MSS advances to the HIZ_EN judgement.
Speed > MIN_DUTY Judgement	The MSS checks if the speed (in reverse direction) is higher than the speed at MIN_DUTY - till the speed (in reverse direction) is higher than the speed at MIN_DUTY, MSS stays in reverse closed loop deceleration. When speed (in reverse direction) drops below the speed at MIN_DUTY, the MSS transitions to reverse open loop deceleration.
Reverse Open Loop Deceleration and Zero Speed Crossover	In reverse open loop deceleration, the MCT8316A-Q1 decelerates the motor in open-loop till speed reaches zero. At zero speed, direction changes and MCT8316A-Q1 begins open loop acceleration.
HIZ_EN Judgement	The MSS checks to determine whether the coast (Hi-Z) function is enabled (HIZ_EN = 1b). If the coast function is enabled (HIZ_EN = 1b), the MSS advances to the coast routine. If the coast function is disabled (HIZ_EN = 0b), the MSS advances to the BRAKE_EN judgement.
Coast (Hi-Z) Routine	The device coasts the motor by turning OFF all six MOSFETs for a certain time configured by HIZ_TIME.
BRAKE_EN Judgement	The MSS checks to determine whether the brake function is enabled (BRAKE_EN = 1b). If the brake function is enabled (BRAKE_EN = 1b), the MSS advances to the brake routine. If the brake function is disabled (BRAKE_EN = 0b), the MSS advances to the motor start-up state (see Section 6.3.10.4).
Brake Routine	MCT8316A-Q1 implements a brake by turning on all three (high-side or low-side) MOSFETs for BRK_TIME. Brake is applied either using high-side or low-side MOSFETs based on BRK_MODE configuration.
Closed Loop	In this state, the MCT8316A-Q1 drives the motor with sensorless trapezoidal commutation based on either zero cross detection or BEMF integration.

6.3.10.1 Initial Speed Detect (ISD)

The ISD function is used to identify the initial condition of the motor and is enabled by setting ISD_EN to 1b. The initial speed, position and direction is determined by sampling the phase voltage through the internal ADC. ISD can be disabled by setting ISD_EN to 0b. If the function is disabled (ISD_EN set to 0b), the MCT8316A-Q1 does not perform the initial speed detect function and proceeds to check if the brake routine (BRAKE_EN) is enabled.

6.3.10.2 Motor Resynchronization

The motor resynchronization function works when the ISD and resynchronization functions are both enabled and the device determines that the initial state of the motor is spinning in the forward direction (same direction as the commanded direction). The speed and position information measured during ISD are used to initialize the drive state of the MCT8316A-Q1, which can transition directly into closed loop state without needing to stop the motor. In the MCT8316A-Q1, motor resynchronization can be enabled/disabled through RESYNC_EN bit. If motor resynchronization is disabled, the device proceeds to check if the motor coast (Hi-Z) routine is enabled.

6.3.10.3 Reverse Drive

The MCT8316A-Q1 uses the reverse drive function to change the direction of the motor rotation when ISD_EN and RVS_DR_EN are both set to 1b and the ISD determines the motor spin direction to be opposite to that of the commanded direction. Reverse drive includes synchronizing with the motor speed in the reverse direction, reverse decelerating the motor through zero speed, changing direction, and accelerating in open loop in forward (or commanded) direction until the device transitions into closed loop in forward direction (see [Figure 6-19](#)). MCT8316A-Q1 uses the same parameter values for open to closed loop handoff threshold (OPN_CL_HANDOFF_THR), open loop acceleration rates (OL_ACC_A1, OL_ACC_A2) and open loop current limit (OL_ILIMIT) in the reverse direction as in the forward direction..




Figure 6-19. Reverse Drive Function

6.3.10.4 Motor Start-up

There are different options available for motor start-up from a stationary position and these options can be configured by MTR_STARTUP. In align and double align mode, the motor is aligned to a known position by injecting a DC current. In IPD mode, the rotor position is estimated by applying 6 different high-frequency pulses. In slow first cycle mode, the motor is started by applying a low frequency cycle.

6.3.10.4.1 Align

Align is enabled by configuring MTR_STARTUP to 00b. The MCT8316A-Q1 aligns the motor by injecting a DC current using a particular phase pattern (phase-C high-side FET and phase-B low-side FET are ON) - current flowing into phase-B and flowing out from phase-C for a certain time configured by ALIGN_TIME.

The duty cycle during align is defined by ALIGN_DUTY. In MCT8316A-Q1, current limit during align is configured through OL_ILIMIT_CONFIG and is determined by ILIMIT or OL_ILIMIT based on configuration of OL_ILIMIT_CONFIG.

A fast change in the phase current during align may result in a sudden change in the driving torque and this could result in acoustic noise. To avoid this, the MCT8316A-Q1 ramps up duty cycle from 0 to until it reaches ALIGN_DUTY at a configurable rate set by ALIGN_RAMP_RATE. At the end of align routine, the motor will be aligned at the known position.

6.3.10.4.2 Double Align

Double align is enabled by configuring MTR_STARTUP to 01b. Single align is not reliable when the initial position of the rotor is 180° out of phase with the applied phase pattern. In this case, it is possible to have start-up failures using single align. In order to improve the reliability of align based start-up, the MCT8316A-Q1 provides the option of double align start-up. In double align start-up, MCT8316A-Q1 uses a phase pattern for the second align that is 60° out of phase with the first align phase pattern in the commanded direction. In double align, relevant parameters like align time, current limit, ramp rate are the same as in the case of single align - two different phase patterns are applied in succession with the same parameters to ensure that the motor will be aligned to a known position irrespective of initial rotor position.

6.3.10.4.3 Initial Position Detection (IPD)

Initial Position Detection (IPD) can be enabled by configuring MTR_STARTUP to 10b. In IPD, inductive sense method is used to determine the initial position of the motor using the spatial variation in the motor inductance.

Align or double align may result in the motor spinning in the reverse direction before starting open loop acceleration. IPD can be used in such applications where reverse rotation of the motor is unacceptable. IPD does not wait for the motor to align with the commutation and therefore can allow for a faster motor start-up sequence. IPD works well when the inductance of the motor varies as a function of position. IPD works by pulsing current in to the motor and hence can generate acoustics which must be taken into account when determining the best start-up method for a particular application.

6.3.10.4.3.1 IPD Operation

IPD operates by sequentially applying six different phase patterns according to the following sequence: BC-> CB-> AB-> BA-> CA-> AC (see [Figure 6-20](#)). When the current reaches the threshold configured by IPD_CURR_THR, the MCT8316A-Q1 stops driving the particular phase pattern and measures the time taken to reach the current threshold from when the particular phase pattern was applied. Thus, the time taken to reach IPD_CURR_THR is measured for all six phase patterns - this time varies as a function of the inductance in the motor windings. The state with the shortest time represents the state with the minimum inductance. The minimum inductance is because of the alignment of the north pole of the motor with this particular driving state.




Figure 6-20. IPD Function

6.3.10.4.3.2 IPD Release Mode

Two modes are available for configuring the way the MCT8316A-Q1 stops driving the motor when the current threshold is reached. The recirculate (or brake) mode is selected if IPD_RLS_MODE = 0b. In this configuration, the low-side (LSC) MOSFET remains ON to allow the current to recirculate between the MOSFET (LSC) and body diode (LSA) (see [Figure 6-21](#)). Hi-Z mode is selected if IPD_RLS_MODE = 1b. In Hi-Z mode, both the high-side (HSA) and low-side (LSC) MOSFETs are turned OFF and the current recirculates through the body diodes back to the power supply (see [Figure 6-22](#)).

In the Hi-Z mode, the phase current has a faster settle-down time, but that can result in a voltage increase on V_M . The user must manage this with an appropriate selection of either a clamp circuit or by providing sufficient capacitance between V_M and GND to absorb the energy. If the voltage surge cannot be contained or if it is unacceptable for the application, recirculate mode must be used. When using the recirculate mode, select the IPD_CLK_FREQ appropriately to give the current in the motor windings enough time to decay to 0-A before the next IPD phase pattern is applied.




Figure 6-21. IPD Release Mode 0




Figure 6-22. IPD Release Mode 1

6.3.10.4.3.3 IPD Advance Angle

After the initial position is detected, the MCT8316A-Q1 begins driving the motor in open loop at an angle specified by IPD_ADV_ANGLE.

Advancing the drive angle anywhere from 0° to 180° results in positive torque. Advancing the drive angle by 90° results in maximum initial torque. Applying maximum initial torque could result in uneven acceleration to the rotor. Select the IPD_ADV_ANGLE to allow for smooth acceleration in the application (see Figure 6-23).




Figure 6-23. IPD Advance Angle

6.3.10.4.4 Slow First Cycle Startup

Slow First Cycle start-up is enabled by configuring MTR_STARTUP to 11b. In slow first cycle start-up, the MCT8316A-Q1 starts motor commutation at a frequency defined by SLOW_FIRST_CYCLE_FREQ. The frequency configured is used only for first cycle, and then the motor commutation follows acceleration profile

configured by open loop acceleration coefficients A1 and A2. The slow first cycle frequency has to be configured to be slow enough to allow motor to synchronize with the commutation sequence. This mode is useful when fast startup is desired as it significantly reduces the align time.

6.3.10.4.5 Open loop

Upon completing the motor position initialization with either align, double align, IPD or slow first cycle, the MCT8316A-Q1 begins to accelerate the motor in open loop. During open loop, fixed duty cycle is applied and the cycle by cycle current limit functionality is used to regulate the current.

In MCT8316A-Q1, open loop current limit threshold is selected through OL_ILIMIT_CONFIG and is set either by ILIMIT or OL_ILIMIT based on the configuration of OL_ILIMIT_CONFIG. Open loop duty cycle is configured through OL_DUTY. While the motor is in open loop, speed (and commutation instants) is determined by [Equation 5](#). In MCT8316A-Q1, open loop acceleration coefficients, A1 and A2 are configured through OL_ACC_A1 and OL_ACC_A2 respectively. The function of the open-loop operation is to drive the motor to a speed at which the motor generates sufficient BEMF to allow the BEMF zero-crossing based commutation control to accurately drive the motor.

$$\text{Speed (t)} = A1 * t + 0.5 * A2 * t^2 \quad (5)$$

6.3.10.4.6 Transition from Open to Closed Loop

MCT8316A-Q1 has an internal mechanism to determine the motor speed for transition from open loop commutation to BEMF zero crossing based closed loop commutation. This feature of automatically deciding the open to closed handoff speed can be enabled by configuring AUTO_HANDOFF to 1b. If AUTO_HANDOFF is set to 0b, the open to closed loop handoff speed needs to be configured by OPN_CL_HANDOFF_THR. The closed loop in this section does not refer to closed speed loop - it refers to the commutation control changing from open loop (equation based) to closed loop (BEMF zero crossing based).

6.3.11 Closed Loop Operation

In closed loop operation, the MCT8316A-Q1 drives the motor using trapezoidal commutation. The commutation instant is determined by the BEMF zero crossing on the phase which is not driven (Hi-Z). The duty cycle of the applied motor voltage is determined by DUTY OUT (see [SPEED Control](#)).

6.3.11.1 120° Commutation

In 120° commutation, each phase is driven for 120° and is Hi-Z for 60° within each half electrical cycle as shown in [Figure 6-24](#). In 120° commutation there are six different commutation states. 120° commutation can be configured by setting COMM_CONTROL to 00b. MCT8316A-Q1 supports different modulation modes with 120° commutation which can be configured through PWM_MODUL.




Figure 6-24. 120° commutation

6.3.11.1.1 High-Side Modulation

High-side modulation can be configured by setting PWM_MODUL to 00b. In high-side modulation, for a given commutation state, one of the high-side FETs is switching with the commanded duty cycle DUTY_OUT, while the low-side FET is ON with 100% duty cycle (see [Figure 6-25](#)).




Figure 6-25. 120° commutation in High Side Modulation Mode

6.3.11.1.2 Low-Side Modulation

Low-side modulation can be configured by setting PWM_MODUL to 01b. In low-side modulation, for a given commutation state, one of the low-side FETs is switching with the commanded duty cycle DUTY_OUT, while the high-side FET is ON with 100% duty cycle (see [Figure 6-26](#)).




Figure 6-26. 120 ° commutation in Low Side Modulation Mode

6.3.11.1.3 Mixed Modulation

Mixed modulation can be configured by setting PWM_MODUL to 10b. In mixed modulation, MCT8316A-Q1 dynamically switches between high and low-side modulation (see [Figure 6-27](#)). The switching losses are distributed evenly amongst the high and low-side MOSFETs in mixed modulation mode.




Figure 6-27. 120° commutation in Mixed Modulation Mode

6.3.11.2 Variable Commutation

Variable commutation can be configured by setting COMM_CONTROL to 01b. 120° commutation may result in acoustic noise due to the long Hi-Z period causing some torque ripple in the motor. In order to reduce this torque ripple and acoustic noise, the MCT8316A-Q1 uses variable commutation to reduce the phase current ripple at commutation by extending 120° driving time and gradually decreasing duty cycle prior to entering Hi-Z state. In this mode, the phase is Hi-Z between 30° and 60° and this window size is dynamically adjusted based on speed. A smaller window size will typically give better acoustic performance. [Figure 6-28](#) shows 150° commutation with 30° window size.




Figure 6-28. 150° commutation

Note

Different modulation modes are supported only with 120° commutation; variable commutation uses mixed modulation mode only.

6.3.11.3 Lead Angle Control

To achieve the best efficiency, it is often desirable to control the drive state of the motor so that the motor phase current is aligned with the motor BEMF voltage. MCT8316A-Q1 provides the option to advance or delay the phase voltage from the commutation point by adjusting the lead angle. The lead angle can be adjusted to obtain optimal efficiency. This can be accomplished by operating the motor at constant speed and load conditions and adjusting the lead angle (LD_ANGLE) until the minimum current is achieved. The MCT8316A-Q1 has the capability to apply both positive and negative lead angle (by configuring LD_ANGLE_POLARITY) as shown in Figure 6-29

Lead angle can be calculated by $\{LD_ANGLE \times 0.12\}^\circ$; for example, if the LD_ANGLE is 0x1E and LD_ANGLE_POLARITY is 1b, then a lead angle of +3.6°(advance) is applied. If LD_ANGLE_POLARITY is 0b, then a lead angle of -3.6°(delay) is applied.

Note

For 120° commutation, the negative lead angle is limited to -20°; any lead angle lower than that will be clamped to -20°.

For variable commutation, negative lead angle is not supported and positive lead angle is limited to +15°. Anything configured higher than +15° or lower than 0° will be clamped to 15° and 0° respectively.




Figure 6-29. Positive and Negative Lead Angle Definition

6.3.11.4 Closed loop accelerate

To prevent sudden changes in the torque applied to the motor which could result in acoustic noise, the MCT8316A-Q1 device provides the option of limiting the maximum rate at which the speed command can change. The closed loop acceleration rate parameter sets the maximum rate at which the speed command changes (shown in Figure 6-30). In the MCT8316A-Q1, closed loop acceleration rate is configured through CL_ACC.




Figure 6-30. Closed loop accelerate

6.3.12 Speed Loop

MCT8316A-Q1 has a speed loop option which can be used to maintain constant speed under varying operating conditions. Speed loop is enabled by setting CLOSED_LOOP_MODE to 01b. K_p and K_i coefficients are configured through SPD_POWER_KP and SPD_POWER_KI. The output of speed loop (SPEED_PI_OUT) is used to generate the DUTY OUT (see Figure 6-13). The PI controller output upper (V_{MAX}) and lower bound (V_{MIN}) saturation limits are configured through SPD_POWER_V_MAX and SPD_POWER_V_MIN respectively. When output of the speed loop saturates, the integrator is disabled to prevent integral wind-up. The speed loop PI controller is as in Figure 6-31.

SPEED_REF is derived from duty command input and maximum motor speed (MAX_SPEED) configured by user (see Equation 6). In speed loop mode, minimum SPEED_REF is set by MIN_DUTY * MAX_SPEED.

$$\text{SPEED_REF} = \text{DUTY CMD} * \text{MAX_SPEED} \quad (6)$$




Figure 6-31. Speed Loop

6.3.13 Input Power Regulation

MCT8316A-Q1 provides an option of regulating the (input) power instead of motor speed - this input power regulation can be done in two modes, namely, closed loop power control and power limit control. Input power regulation (instead of motor speed) mode is selected by setting CLOSED_LOOP_MODE to 10b. This should be accompanied by setting CONST_POWER_MODE to 01b for closed loop power control or to 10b for power limit control. In either of the power regulation modes, the maximum power that MCT8316A-Q1 can draw from the DC input supply is set by MAX_POWER - the power reference (POWER_REF in [Figure 6-32](#)) varies as function of the duty command input (DUTY_CMD) and MAX_POWER as given by [Equation 7](#). The hysteresis band for the power reference is set by CONST_POWER_LIMIT_HYST. In both the power regulation modes, the minimum power reference is set by MIN_DUTY x MAX_POWER.

$$\text{POWER_REF} = \text{DUTY_CMD} \times \text{MAX_POWER} \quad (7)$$

In both the power regulation modes, MCT8316A-Q1 uses the same PI controller parameters as in the speed loop mode. K_p and K_i coefficients are configured through SPD_POWER_KP and SPD_POWER_KI. The PI controller output upper (V_{MAX}) and lower bound (V_{MIN}) saturation limits are configured through SPD_POWER_V_MAX and SPD_POWER_V_MIN respectively. The key difference between closed loop power control and power limit control is in the when the PI controller decides the DUTY OUT (see [Figure 6-13](#)) applied to FETs. In closed loop power control, DUTY OUT is always equal to POWER_PI_OUT from the PI controller output in [Figure 6-32](#). However, in power limit control, the PI controller decides the DUTY OUT only if POWER_MEAS > POWER_REF + CONST_POWER_LIMIT_HYST. If POWER_MEAS < POWER_REF + CONST_POWER_LIMIT_HYST, the PI controller is not used and DUTY OUT is equal to DUTY_CMD. Essentially, in closed loop power control, input power is always actively regulated to POWER_REF whereas, in power limit control, input power is only limited to POWER_REF and not actively regulated to POWER_REF. When output of the power PI loop saturates, the integrator is disabled to prevent integral wind-up.




Figure 6-32. Power Regulation

6.3.14 Anti-Voltage Surge (AVS)

When a motor is driven, energy is transferred from the power supply into the motor. Some of this energy is stored in the form of inductive and mechanical energy. If the speed command suddenly drops such that the BEMF voltage generated by the motor is greater than the voltage that is applied to the motor, then the mechanical energy of the motor is returned to the power supply and the V_M voltage surges. The AVS feature works to prevent this voltage surge on V_M and can be enabled by setting AVS_EN to 1b. AVS can be disabled by setting AVS_EN to 0b. When AVS is disabled, the deceleration rate is configured through CL_DEC_CONFIG

6.3.15 Output PWM Switching Frequency

MCT8316A-Q1 provides the option to configure the output PWM switching frequency of the MOSFETs through PWM_FREQ_OUT. PWM_FREQ_OUT has range of 5-100 kHz. In order to select optimal output PWM switching frequency, user has to make tradeoff between the current ripple and the switching losses. Generally, motors having lower L/R ratio require higher PWM switching frequency to reduce current ripple.

6.3.16 Fast Start-up (< 50 ms)

MCT8316A-Q1 has the capability to accelerate a motor from 0 to 100% speed within 50ms. This will only work on low inertia motors which are capable of this level of acceleration. In order to achieve fast start-up, the commutation instant detection needs to be configured to hybrid mode by setting INTEG_ZC_METHOD to 1b. In the hybrid mode, the commutation instant is determined by using back-EMF integration at low-medium speeds and by using built-in comparators (BEMF zero crossing) at higher speeds. MCT8316A-Q1 automatically transitions between back-EMF integration and comparator based commutation depending on the motor speed as shown in Figure 6-33. The duty cycles for commutation method transition at lower speeds are directly configured by INTEG_DUTY_THR_LOW and INTEG_DUTY_THR_HIGH and at higher speeds are indirectly configured by INTEG_CYC_THR_LOW and INTEG_CYC_THR_HIGH. These duty cycles should be configured to provide a sufficient hysteresis band to avoid repeated commutation method transitions near threshold duty cycles. The BEMF threshold values used to determine the commutation instant in the back-EMF integration method are configured by BEMF_THRESHOLD1 and BEMF_THRESHOLD2.




Figure 6-33. Commutation Method Transition

6.3.16.1 BEMF Threshold

Figure 6-34 shows the three-phase voltages during 120° trapezoidal operation. It is seen that one of the phases will always be floating within a 60° commutation interval and MCT8316A-Q1 integrates this floating phase voltage (which denotes the motor back-EMF) in the back-EMF integration method to detect the next commutation instant. The floating phase voltage can either be increasing or decreasing and the algorithm starts the integration after the zero cross detection in order to eliminate integration errors due to variable degauss time. The floating phase voltage is periodically sampled (after zero cross) and added (discrete form of integration). BEMF threshold (BEMF_THRESHOLD1 and BEMF_THRESHOLD2) value is set such that the integral value of the floating phase voltage crosses the BEMF_THRESHOLD1 or BEMF_THRESHOLD2 value at (or very near) to the commutation instant. BEMF_THRESHOLD1 is the threshold for rising floating phase voltage and BEMF_THRESHOLD2 is the threshold for falling floating phase voltage. If BEMF_THRESHOLD2 is set to 0, then BEMF_THRESHOLD1 is used as the threshold for both rising and falling floating phase voltage.




Figure 6-34. Back-EMF integration using floating phase voltage

In Figure 6-34, V_{peak} is the peak-peak value of the back-EMF, $V_{peak}/2$ denotes the zero cross of the back-EMF and T_c is the commutation interval or time period of the 60° window. The highlighted triangle in each 60° window is the integral value of back-EMF used by the algorithm to determine the commutation instant. This integral value, which can be approximated as the area of the highlighted triangle, is given by Equation 8.

$$(\frac{1}{2})^* (V_{peak}/2) * T_c/2 \quad (8)$$

See for an example application on setting the BEMF threshold.

6.3.16.2 Dynamic Degauss

In MCT8316A-Q1, the degauss time can be dynamically computed after the commutation for a precise detection of the zero crossing instant. This is done by enabling the dynamic degauss feature (DYN_DEGAUSS_EN is set to 1b). This feature allows the motor control algorithm to capture the zero crossing instant after the outgoing (floating) phase voltage is completely settled; that is, when the outgoing phase current has decayed to zero and the outgoing (floating) phase voltage is not clamped (to either VM or PGND) and represents the true back-EMF. This accurate measurement of zero cross instant allows fast acceleration of the motors (< 50ms) using MCT8316A-Q1.





Figure 6-35. Degauss Time

6.3.17 Fast Deceleration

MCT8316A-Q1 has the capability to decelerate a motor quickly (100% to 10% speed reduction within tens of ms) without pumping energy back into the input DC supply using the fast deceleration feature in conjunction with the AVS feature. The fast deceleration feature can be enabled by setting `FAST_DECEL_EN` to 1b; `AVS_EN` should be set to 1b to prevent energy pump-back into the input DC supply. This combination enables a linear braking effect resulting in a fast and smooth speed reduction without energy pump-back into the DC input supply. This feature combination can also be used during reverse drive (see [Reverse Drive](#)) or motor stop (see [Active Spin-Down](#)) to reduce the motor speed quickly without energy pump-back into the DC input supply.

The deceleration time can be controlled by appropriately configuring the current limit during deceleration, `FAST_DECEL_CURR_LIM`. A higher current limit results in a lower deceleration time and vice-versa. A higher than necessary current limit setting may result in motor stall faults, at low target speeds, due to excessive braking torque. This can also lead to higher losses in MCT8316A-Q1, especially in repeated acceleration-deceleration cycles. Therefore, the `FAST_DECEL_CURR_LIM` should be chosen appropriately, so as to decelerate within the required time without resulting in stall faults or overheating.

`FAST_BRK_DELTA` is used to configure the target speed hysteresis band to exit the fast deceleration mode and re-enter motoring mode when motor reaches the target speed. For example, if `FAST_BRK_DELTA` is set to 1%,

the fast deceleration is deemed complete when motor speed reaches within 1% of target speed. Setting a higher value for FAST_BRK_DELTA may eliminate motor stall faults, especially when high FAST_DECEL_CURR_LIM values are used. Setting a higher value for FAST_BRK_DELTA will also result in higher speed error between target speed and motor speed at the end of deceleration mode - motor will eventually reach the target speed once motoring mode is resumed. FAST_DECEL_CURR_LIM and FAST_BRK_DELTA should be configured in tandem to optimize between lower deceleration time and reliable (no stall faults) deceleration profile.

FAST_DEC_DUTY_THR configures the speed below which fast deceleration will be implemented. For example, if FAST_DEC_DUTY_THR is set to 70%, any deceleration from speeds above 70% will not use fast deceleration until the speed goes below 70%. FAST_DEC_DUTY_WIN is used to set the minimum deceleration window (initial speed - target speed) below which fast deceleration will not be implemented. For example, if FAST_DEC_DUTY_WIN is set to 15% and 50%->40% deceleration command is received, fast deceleration is not used to reduce the speed from 50% to 40% since the deceleration window (10%) is smaller than FAST_DEC_DUTY_WIN.

MCT8316A-Q1 provides a dynamic current limit option during fast deceleration to improve the stability of fast deceleration when braking to very low speeds; using this feature the current limit during fast deceleration can be reduced as the motor speed decreases. This feature can be enabled by setting DYNAMIC_BRK_CURR to 1b. The current limit at the start of fast deceleration (at FAST_DEC_DUTY_THR) is configured by FAST_DECEL_CURR_LIM and the current limit at zero speed is configured by DYN_BRK_CURR_LOW_LIM; the current limit during fast deceleration varies linearly with speed between these two operating points when dynamic current limit is enabled. If dynamic current limit is disabled, current limit during fast deceleration stays constant and is configured by FAST_DECEL_CURR_LIM.

6.3.18 Active Demagnetization

MCT8316A-Q1 has smart rectification features (active demagnetization) which decreases power losses in the device by reducing diode conduction losses. When this feature is enabled, the device automatically turns ON the corresponding MOSFET whenever it detects diode conduction. This feature can be enabled by configuring EN_ASR.

Note

EN_ASR needs to be set to 1b to enable active demagnetization.

The MCT8316A-Q1 device includes a high-side (AD_HS) and low-side (AD_LS) comparator which detects the negative flow of current in the device on each half-bridge. The AD_HS comparator compares the sense-FET output with the supply voltage (VM) threshold, whereas the AD_LS comparator compares with the ground (0-V) threshold. Depending upon the flow of current from OUTx to VM or PGND to OUTx, the AD_HS or the AD_LS comparator trips. These comparator outputs provide a reference point for the operation of active demagnetization feature.




Figure 6-36. Active Demagnetization Operation

6.3.18.1 Active Demagnetization in action

Figure 6-37 shows the operation of active demagnetization during the BLDC motor commutation. As shown in Figure 6-37 (a), the current is flowing from HA to LC in one commutation state. During the commutation change over as shown in Figure 6-37 (b), the HB FET is turned ON (and HA FET is turned OFF), and the commutation current (due to motor inductance) in OUTA flows through the body diode of LA. This results in a higher diode loss depending on the commutation current. This commutation loss is reduced by turning on the LA FET for the commutation time as shown in Figure 6-37 (c).

Similarly, the active demagnetization operation of a high-side FET is realized in Figure 6-37 (d), (e) and (f).




Figure 6-37. Active Demagnetization in BLDC Motor Commutation

Figure 6-38 (a) shows the BLDC motor phase current waveforms with Active Demagnetization with trapezoidal commutation. This figure shows the operation of various switches in a single commutation cycle.

Figure 6-38 (b) shows the zoomed waveform of commutation cycle.




Figure 6-38. Current Waveforms with Active Demagnetization

6.3.19 Motor Stop Options

The MCT8316A-Q1 provides different options for stopping the motor which can be configured by MTR_STOP.

6.3.19.1 Coast (Hi-Z) Mode

Coast (Hi-Z) mode is configured by setting MTR_STOP to 000b. When motor stop command is received, the MCT8316A-Q1 will transition into a high impedance (Hi-Z) state by turning off all MOSFETs. When the MCT8316A-Q1 transitions from driving the motor into a Hi-Z state, the inductive current in the motor windings continues to flow and the energy returns to the power supply through the body diodes in the MOSFET output stage (see example Figure 6-39).




Figure 6-39. Coast (Hi-Z) Mode

In this example, current is applied to the motor through the high-side phase-A MOSFET (HSA) and returned through the low-side phase-C MOSFET (LSC). When motor stop command is received all 6 MOSFETs transition to Hi-Z state and the inductive energy returns to supply through body diodes of MOSFETs LSA and HSC.

6.3.19.2 Recirculation Mode

Recirculation mode is configured by setting MTR_STOP to 001b. In order to prevent the inductive energy from returning to DC input supply during motor stop, the MCT8316A-Q1 allows current to circulate within the MOSFETs by selectively turning OFF some of the active (ON) MOSFETs for a certain time (auto calculated recirculation time to allow the inductive current to decay to zero) before transitioning into Hi-Z by turning OFF the remaining MOSFETs.

If high-side modulation was active, prior to motor stop command, then the high-side MOSFET is turned OFF on receiving motor stop command and the current recirculation takes place through low-side MOSFET (see example [Figure 6-40](#)). Once the recirculation time lapses, the low-side MOSFET also turns OFF and all MOSFETs are in Hi-Z state.




Figure 6-40. Low-Side Recirculation

If low-side modulation was active, prior to motor stop command, then the low-side MOSFET is turned OFF on receiving motor stop command and the current recirculation takes place through high-side MOSFET (see example [Figure 6-41](#)). Once the recirculation time lapses, the high-side MOSFET also turns OFF and all MOSFETs are in Hi-Z state




Figure 6-41. High-Side Recirculation

6.3.19.3 Low-Side Braking

Low-side braking mode is configured by setting MTR_STOP to 010b. When a motor stop command is received, the output speed is reduced to a value defined by ACT_SPIN_BRK_THR prior to turning all low-side MOSFETs ON (see example Figure 6-42) for a time configured by MTR_STOP_BRK_TIME. If the motor speed is below ACT_SPIN_BRK_THR prior to receiving stop command, then the MCT8316A-Q1 transitions directly into the brake state. After applying the brake for MTR_STOP_BRK_TIME, the MCT8316A-Q1 transitions into the Hi-Z state by turning OFF all MOSFETs.




Figure 6-42. Low-Side Braking

The MCT8316A-Q1 can also enter low-side braking through BRAKE pin input. When BRAKE pin is pulled to HIGH state, the output speed is reduced to a value defined by BRAKE_DUTY_THRESHOLD prior to turning all low-side MOSFETs ON. In this case, MCT8316A-Q1 stays in low-side brake state till BRAKE pin changes to LOW state.

6.3.19.4 High-Side Braking

High-side braking mode is configured by setting MTR_STOP to 011b. When a motor stop command is received, the output speed is reduced to a value defined by ACT_SPIN_BRK_THR prior to turning all high-side MOSFETs ON (see example Figure 6-43) for a time configured by MTR_STOP_BRK_TIME. If the motor speed is below ACT_SPIN_BRK_THR prior to receiving stop command, then the MCT8316A-Q1 transitions directly into the brake state. After applying the brake for MTR_STOP_BRK_TIME, the MCT8316A-Q1 transitions into Hi-Z state by turning OFF all MOSFETs.




Figure 6-43. High-Side Braking

6.3.19.5 Active Spin-Down

Active spin down mode is configured by setting MTR_STOP to 100b. When motor stop command is received, MCT8316A-Q1 reduces duty cycle to ACT_SPIN_BRK_THR and then transitions to Hi-Z state by turning all MOSFETs OFF. The advantage of this mode is that by reducing duty cycle, the motor is decelerated to a lower speed thereby reducing the phase currents before entering Hi-Z. Now, when motor transitions into Hi-Z state, the energy transfer to power supply is reduced. The threshold ACT_SPIN_BRK_THR needs to be configured high enough for MCT8316A-Q1 to not lose synchronization with the motor.

6.3.20 FG Configuration

The MCT8316A-Q1 provides information about the motor speed through the Frequency Generate (FG) pin. In MCT8316A-Q1, the FG pin output is configured through FG_CONFIG. When FG_CONFIG is configured to 1b, the FG output is active as long as the MCT8316A-Q1 is driving the motor. When FG_CONFIG is configured to 0b, the MCT8316A-Q1 provides an FG output until the motor back-EMF falls below FG_BEMF_THR.

6.3.20.1 FG Output Frequency

The FG output frequency can be configured by FG_DIV_FACTOR. In MCT8316A-Q1, FG toggles once every commutation cycle if FG_DIV_FACTOR is set to 0000b. Many applications require the FG output to provide a pulse for every mechanical rotation of the motor. Different FG_DIV_FACTOR configurations can accomplish this for 2-pole up to 30-pole motors.

Figure 6-44 shows the FG output when MCT8316A-Q1 has been configured to provide FG pulses once every commutation cycle (electrical cycle/3), once every electrical cycle (2 poles), once every two electrical cycle (4 poles), once every three electrical cycles (6 poles), once every four electrical cycles (8 poles), and so on.




Figure 6-44. FG Frequency Divider

6.3.20.2 FG Open-Loop and Lock Behavior

During closed loop operation, the driving speed (FG output frequency) and the actual motor speed are synchronized. During open-loop operation, however, FG may not reflect the actual motor speed. During motor-lock condition, the FG output is driven high.

The MCT8316A-Q1 provides three options for controlling the FG output during open loop, as shown in [Figure 6-45](#). The selection of these options is configured through FG_SEL.

If FG_SEL is set to,

- 00b: When in open loop, the FG output is based on the driving frequency.
- 01b: When in open loop, the FG output will be driven high.
- 10b: The FG output will reflect the driving frequency during open loop operation in the first motor start-up cycle after power-on, sleep/standby; FG will be held high during open loop operation in subsequent start-up cycles.




Figure 6-45. FG Behavior During Open Loop

6.3.21 Protections

The MCT8316A-Q1 is protected from a host of fault events including motor lock, VM undervoltage, AVDD undervoltage, buck undervoltage, charge pump undervoltage, overtemperature and overcurrent events. Table 6-2 summarizes the response, recovery modes, power stage status, reporting mechanism for different faults.

Table 6-2. Fault Action and Response

FAULT	CONDITION	CONFIGURATION	REPORT	H-BRIDGE	LOGIC	RECOVERY
VM undervoltage (NPOR)	$V_{VM} < V_{UVLO}$	—	—	Hi-Z	Disabled	Automatic: $V_{VM} > V_{UVLO}$
AVDD undervoltage (NPOR)	$V_{AVDD} < V_{AVDD_UV}$	—	—	Hi-Z	Disabled	Automatic: $V_{AVDD} > V_{AVDD_UV}$
Buck undervoltage (BUCK_UV)	$V_{FB_BK} < V_{BK_UV}$	—	—	Hi-Z	Disabled	Automatic: $V_{FB_BK} > V_{BK_UV}$
Charge pump undervoltage (VCP_UV)	$V_{CP} < V_{CPUV}$	—	nFAULT and GATE_DRIVER_FAULT_STATUS register	Hi-Z	Active	Automatic: $V_{VCP} > V_{CPUV}$

Table 6-2. Fault Action and Response (continued)

FAULT	CONDITION	CONFIGURATION	REPORT	H-BRIDGE	LOGIC	RECOVERY
OverVoltage Protection (OVP)	$V_{VM} > V_{OVP}$	OVP_EN = 0b	None	Active	Active	No action (OVP Disabled)
		OVP_EN = 1b	nFAULT and GATE_DRIVER_FAULT_STATUS register	Hi-Z	Active	Automatic: $V_{VM} < V_{OVP}$
Overcurrent Protection (OCP)	$I_{PHASE} > I_{OCP}$	OCP_MODE = 00b	nFAULT and GATE_DRIVER_FAULT_STATUS register	Hi-Z	Active	Latched: CLR_FLT
		OCP_MODE = 01b	nFAULT and GATE_DRIVER_FAULT_STATUS register	Hi-Z	Active	Retry: t_{RETRY}
		OCP_MODE = 10b	GATE_DRIVER_FAULT_STATUS register	Active	Active	No action
		OCP_MODE = 11b	None	Active	Active	No action
Buck Overcurrent Protection (BUCK_OCP)	$I_{BK} > I_{BK_OCP}$	—	—	Hi-Z	Disabled	Retry: t_{RETRY}
Motor Lock (MTR_LCK)	Motor lock: Abnormal Speed; No Motor Lock; Loss of Sync	MTR_LCK_MODE = 0000b	nFAULT and CONTROLLER_FAULT_STATUS register	Hi-Z	Active	Latched: CLR_FLT
		MTR_LCK_MODE = 0001b	nFAULT and CONTROLLER_FAULT_STATUS register	Recirculation	Active	Latched: CLR_FLT
		MTR_LCK_MODE = 0010b	nFAULT and CONTROLLER_FAULT_STATUS register	High side brake	Active	Latched: CLR_FLT
		MTR_LCK_MODE = 0011b	nFAULT and CONTROLLER_FAULT_STATUS register	Low side brake	Active	Latched: CLR_FLT
		MTR_LCK_MODE = 0100b	nFAULT and CONTROLLER_FAULT_STATUS register	Hi-Z	Active	Retry: t_{LCK_RETRY}
		MTR_LCK_MODE = 0101b	nFAULT and CONTROLLER_FAULT_STATUS register	Recirculation	Active	Retry: t_{LCK_RETRY}
		MTR_LCK_MODE = 0110b	nFAULT and CONTROLLER_FAULT_STATUS register	High side brake	Active	Retry: t_{LCK_RETRY}
		MTR_LCK_MODE = 0111b	nFAULT and CONTROLLER_FAULT_STATUS register	Low side brake	Active	Retry: t_{LCK_RETRY}
		MTR_LCK_MODE = 1000b	CONTROLLER_FAULT_STATUS register	Active	Active	No action
		MTR_LCK_MODE = 1xx1b	None	Active	Active	No action

Table 6-2. Fault Action and Response (continued)

FAULT	CONDITION	CONFIGURATION	REPORT	H-BRIDGE	LOGIC	RECOVERY
Cycle by Cycle Current Limit (CBC_ILIMIT)	V _{SOX} > CBC_ILIMIT	CBC_ILIMIT_MODE = 0000b	nFAULT and CONTROLLER_FA ULT_STATUS register	Recirculation	Active	Automatic: Next PWM cycle
		CBC_ILIMIT_MODE = 0001b	None	Recirculation	Active	Automatic: Next PWM cycle
		CBC_ILIMIT_MODE = 0010b	nFAULT and CONTROLLER_FA ULT_STATUS register	Recirculation	Active	Automatic: V _{SOX} < ILIMIT
		CBC_ILIMIT_MODE = 0011b	None	Recirculation	Active	Automatic: V _{SOX} < ILIMIT
		CBC_ILIMIT_MODE = 0100b	nFAULT and CONTROLLER_FA ULT_STATUS register	Recirculation	Active	Automatic: PWM cycle > CBC_RETRY_PWM_CYC
		CBC_ILIMIT_MODE = 0101b	None	Recirculation	Active	Automatic: PWM cycle > CBC_RETRY_PWM_CYC
		CBC_ILIMIT_MODE = 0110b	CONTROLLER_FA ULT_STATUS register	Active	Active	No action
		CBC_ILIMIT_MODE = 0111b, 1xxxb	None	Active	Active	No action
Lock-Detection Current Limit (LOCK_ILIMIT)	V _{SOX} > LOCK_ILIMIT	LOCK_ILIMIT_MODE = 0000b	nFAULT and CONTROLLER_FA ULT_STATUS register	Hi-Z	Active	Latched: CLR_FLT
		LOCK_ILIMIT_MODE = 0001b	nFAULT and CONTROLLER_FA ULT_STATUS register	Recirculation	Active	Latched: CLR_FLT
		LOCK_ILIMIT_MODE = 0010b	nFAULT and CONTROLLER_FA ULT_STATUS register	High-side brake	Active	Latched: CLR_FLT
		LOCK_ILIMIT_MODE = 0011b	nFAULT and CONTROLLER_FA ULT_STATUS register	Low-side brake	Active	Latched: CLR_FLT
		LOCK_ILIMIT_MODE = 0100b	nFAULT and CONTROLLER_FA ULT_STATUS register	Hi-Z	Active	Retry: t _{LCK_RETRY}
		LOCK_ILIMIT_MODE = 0101b	nFAULT and CONTROLLER_FA ULT_STATUS register	Recirculation	Active	Retry: t _{LCK_RETRY}
		LOCK_ILIMIT_MODE = 0110b	nFAULT and CONTROLLER_FA ULT_STATUS register	High-side brake	Active	Retry: t _{LCK_RETRY}
		LOCK_ILIMIT_MODE = 0111b	nFAULT and CONTROLLER_FA ULT_STATUS register	Low-side brake	Active	Retry: t _{LCK_RETRY}
		LOCK_ILIMIT_MODE = 1000b	CONTROLLER_FA ULT_STATUS register	Active	Active	No action
		LOCK_ILIMIT_MODE = 1xx1b	None	Active	Active	No action
IPD Timeout Fault (IPD_T1_FAULT and IPD_T2_FAULT)	IPD TIME > 500ms (approx), during IPD current ramp up or ramp down	—	nFAULT and CONTROLLER_FA ULT_STATUS register	Hi-Z	Active	Latched: CLR_FLT
IP Frequency Fault (IPD_FREQ_FAULT)	IPD pulse before the current decay in previous IPD	—	nFAULT and CONTROLLER_FA ULT_STATUS register	Hi-Z	Active	Latched: CLR_FLT
Thermal warning (OTW)	T _J > T _{OTW}	OTW_REP = 0b	None	Active	Active	No action
		OTW_REP = 1b	nFAULT and CONTROLLER_FA ULT_STATUS register	Active	Active	Automatic: T _J < T _{OTW} - T _{OTW_HYS} CLR_FLT

Table 6-2. Fault Action and Response (continued)

FAULT	CONDITION	CONFIGURATION	REPORT	H-BRIDGE	LOGIC	RECOVERY
Thermal shutdown (TSD)	$T_J > T_{TSD}$	—	nFAULT and CONTROLLER_FAULT_STATUS register	Hi-Z	Active	Automatic: $T_J < T_{TSD} - T_{TSD_HYS}$ CLR_FLT

6.3.21.1 VM Supply Undervoltage Lockout

If at any time the input supply voltage on the VM pin falls lower than the V_{UVLO} threshold (VM UVLO falling threshold), all the integrated FETs, driver charge-pump and digital logic are disabled as shown in Figure 6-46. MCT8316A-Q1 goes into reset state whenever VM UVLO event occurs.




Figure 6-46. VM Supply Undervoltage Lockout

6.3.21.2 AVDD Undervoltage Lockout (AVDD_UV)

If at any time the voltage on the AVDD pin falls lower than the V_{AVDD_UV} threshold, all the integrated FETs, driver charge-pump and digital logic controller are disabled. Since internal circuitry in MCT8316A-Q1 is powered through the AVDD regulator, MCT8316A-Q1 goes into reset state whenever AVDD UV event occurs.

6.3.21.3 BUCK Undervoltage Lockout (BUCK_UV)

If at any time the input supply voltage on the FB_BK pin falls lower than the V_{BK_UVLO} threshold, both the high-side and low-side MOSFETs of the buck regulator are disabled. Since internal circuitry in MCT8316A-Q1 is powered through the buck regulator, MCT8316A-Q1 goes into reset state whenever buck UV event occurs.

6.3.21.4 VCP Charge Pump Undervoltage Lockout (CPUV)

If at any time the voltage on the VCP pin (charge pump) falls lower than the V_{CPUV} threshold, all the integrated FETs are disabled and the nFAULT pin is driven low. The DRIVER_FAULT and VCP_UV bits are set to 1b in the status registers. Normal operation resumes (driver operation and the nFAULT pin is released) when the VCP undervoltage condition clears. The VCP_UV bit stays set until cleared through the CLR_FLT bit.

6.3.21.5 Overvoltage Protection (OVP)

If at any time input supply voltage on the VM pins rises higher than the V_{OVP} threshold voltage, all the integrated FETs are disabled and the nFAULT pin is driven low. The DRIVER_FAULT and OVP bits are set to 1b in the status registers. Normal operation resumes (driver operation and the nFAULT pin is released) when the OVP condition clears. The OVP bit stays set until cleared through the CLR_FLT bit. Setting the OVP_EN to 1b enables this protection feature.

The OVP threshold can be set to 20-V or 32-V based on the OVP_SEL bit.




Figure 6-47. Over Voltage Protection

6.3.21.6 Overcurrent Protection (OCP)

MOSFET overcurrent event is sensed by monitoring the current flowing through FETs. If the current across a FET exceeds the I_{OCP} threshold for longer than the t_{OCP} deglitch time, an OCP event is recognized and action is taken according to the OCP_MODE bit. The I_{OCP} threshold is set through the OCP_LVL, the t_{OCP_DEG} is set through the OCP_DEG and the OCP_MODE bit can operate in four different modes: OCP latched shutdown, OCP automatic retry, OCP report only and OCP disabled.

6.3.21.6.1 OCP Latched Shutdown (OCP_MODE = 00b)

When an OCP event happens in this mode, all MOSFETs are disabled and the nFAULT pin is driven low. The DRIVER_FAULT, OCP and corresponding FET's OCP bits are set to 1b in the status registers. Normal operation resumes (driver operation and the nFAULT pin is released) when the OCP condition clears and a clear fault command is issued through the CLR_FLT bit.




Figure 6-48. Overcurrent Protection - Latched Shutdown Mode

6.3.21.6.2 OCP Automatic Retry (OCP_MODE = 01b)

When an OCP event happens in this mode, all the FETs are disabled and the nFAULT pin is driven low. The DRIVER_FAULT, OCP and corresponding FET's OCP bits are set to 1b in the fault status registers. Normal operation resumes automatically (gate driver operation and the nFAULT pin is released) after the t_{RETRY} (OCP_RETRY) time elapses. The DRIVER_FAULT, OCP and corresponding FET's OCP bits are set to 1b until cleared through the CLR_FLT bit.




Figure 6-49. Overcurrent Protection - Automatic Retry Mode

6.3.21.6.3 OCP Report Only (OCP_MODE = 10b)

No protective action is taken when an OCP event happens in this mode. The overcurrent event is reported by setting the DRIVER_FAULT, OCP, and corresponding FET's OCP bits to 1b in the fault status registers. The device continues to operate as usual. The external controller manages the overcurrent condition by acting appropriately. The reporting clears when the OCP condition clears and a clear fault command is issued through the CLR_FLT bit.

6.3.21.6.4 OCP Disabled (OCP_MODE = 11b)

No action is taken when an OCP event happens in this mode.

6.3.21.7 Buck Overcurrent Protection

The buck overcurrent event is sensed by monitoring the current flowing through high-side MOSFET of the buck regulator. If the current through the high-side MOSFET exceeds the I_{BK_OCP} threshold for a time longer than the deglitch time (t_{OCP_DEG}), a buck OCP event is recognized. MCT8316A-Q1 goes into reset state whenever buck OCP event occurs, since the internal circuitry in MCT8316A-Q1 is powered from the buck regulator output.

6.3.21.8 Cycle-by-Cycle (CBC) Current Limit (CBC_ILIMIT)

Cycle-by-cycle (CBC) current limit provides a means of controlling the amount of current delivered to the motor. This is useful when the system must limit the amount of current pulled from the power supply during motor operation. The CBC current limit limits the current applied to the motor from exceeding the configured threshold. CBC current limit functionality is achieved by connecting the output of current sense amplifier V_{SOX} to a hardware comparator. If the voltage at output of current sense amplifier exceeds the CBC_ILIMIT threshold, a CBC_ILIMIT event is recognized and action is taken according to CBC_ILIMIT_MODE. Total delay in reaction to this event is dependent on the current sense amplifier gain and the comparator delay. CBC current limit in closed loop is set through CBC_ILIMIT while configuration of OL_ILIMIT_CONFIG sets the CBC current limit in open loop operation. Different modes can be configured through CBC_ILIMIT_MODE: CBC_ILIMIT automatic

recovery next PWM cycle, CBC_ILIMIT automatic recovery threshold based, CBC_ILIMIT automatic recovery number of PWM cycles based, CBC_ILIMIT report only, CBC_ILIMIT disabled.

6.3.21.8.1 CBC_ILIMIT Automatic Recovery next PWM Cycle (CBC_ILIMIT_MODE = 000xb)

When a CBC_ILIMIT event happens in this mode, MCT8316A-Q1 stops driving the FETs using recirculation mode to prevent the inductive energy from entering the DC input supply. The CBC_ILIMIT bit is set to 1b in the fault status registers. Normal operation resumes at the start of next PWM cycle and CBC_ILIMIT bit is reset to 0b. The status of CONTROLLER_FAULT bit and nFAULT pin will be determined by CBC_ILIMIT_MODE. When CBC_ILIMIT_MODE is 0000b, CONTROLLER_FAULT bit is set to 1b and nFAULT pin driven low until next PWM cycle. When CBC_ILIMIT_MODE is 0001b, CONTROLLER_FAULT bit is not set to 1b and nFAULT is not driven low.

6.3.21.8.2 CBC_ILIMIT Automatic Recovery Threshold Based (CBC_ILIMIT_MODE = 001xb)

When a CBC_ILIMIT event happens in this mode, MCT8316A-Q1 stops driving the FETs using recirculation mode to prevent the inductive energy from entering the DC input supply. The CBC_ILIMIT bit is set to 1b in the status registers. Normal operation resumes after V_{SOX} falls below CBC_ILIMIT threshold and CBC_ILIMIT bit is set to 0b. The status of CONTROLLER_FAULT bit and nFAULT pin will be determined by CBC_ILIMIT_MODE. When CBC_ILIMIT_MODE is 0010b, CONTROLLER_FAULT bit is set to 1b and nFAULT pin driven low until V_{SOX} falls below CBC_ILIMIT threshold. When CBC_ILIMIT_MODE is 0011b, CONTROLLER_FAULT bit is not set to 1b and nFAULT is not driven low.

6.3.21.8.3 CBC_ILIMIT Automatic Recovery after 'n' PWM Cycles (CBC_ILIMIT_MODE = 010xb)

When a CBC_ILIMIT event happens in this mode, MCT8316A-Q1 stops driving the FETs using recirculation mode to prevent the inductive energy from entering the DC input supply. The CBC_ILIMIT bit is set to 1b in the fault status registers. Normal operation resumes after (CBC_RETRY_PWM_CYC +1) PWM cycles and CBC_ILIMIT bit is set to 0b. The status of CONTROLLER_FAULT bit and nFAULT pin will be determined by CBC_ILIMIT_MODE. When CBC_ILIMIT_MODE is 0100b, CONTROLLER_FAULT bit is set to 1b and nFAULT pin driven low until (CBC_RETRY_PWM_CYC +1) PWM cycles lapse. When CBC_ILIMIT_MODE is 0101b, CONTROLLER_FAULT bit is not set to 1b and nFAULT is not driven low.

6.3.21.8.4 CBC_ILIMIT Report Only (CBC_ILIMIT_MODE = 0110b)

No protective action is taken when a CBC_ILIMIT event happens in this mode. The CBC current limit event is reported by setting the CONTROLLER_FAULT and CBC_ILIMIT bits to 1b in the fault status registers. The gate drivers continue to operate. The external controller manages the overcurrent condition by acting appropriately. The reporting clears when the CBC_ILIMIT condition clears and a clear fault command is issued through the CLR_FLT bit.

6.3.21.8.5 CBC_ILIMIT Disabled (CBC_ILIMIT_MODE = 0111b or 1xxxb)

No action is taken when a CBC_ILIMIT event happens in this mode.

6.3.21.9 Lock Detection Current Limit (LOCK_ILIMIT)

The lock detection current limit function provides a configurable threshold for limiting the current to prevent damage to the system. The MCT8316A-Q1 continuously monitors the output of the current sense amplifier (CSA) through the ADC. If at any time, the voltage on the output of CSA exceeds LOCK_ILIMIT for a time longer than t_{LCK_ILIMIT} , a LOCK_ILIMIT event is recognized and action is taken according to LOCK_ILIMIT_MODE. The threshold is set through LOCK_ILIMIT, the t_{LCK_ILIMIT} is set through LOCK_ILIMIT_DEG. LOCK_ILIMIT_MODE can be set to four different modes: LOCK_ILIMIT latched shutdown, LOCK_ILIMIT automatic retry, LOCK_ILIMIT report only and LOCK_ILIMIT disabled.

6.3.21.9.1 LOCK_ILIMIT Latched Shutdown (LOCK_ILIMIT_MODE = 00xxb)

When a LOCK_ILIMIT event happens in this mode, the status of MOSFETs will be configured by LOCK_ILIMIT_MODE and nFAULT is driven low. Status of MOSFETs during LOCK_ILIMIT:

- LOCK_ILIMIT_MODE = 0000b: All MOSFETs are turned OFF.

- **LOCK_ILIMIT_MODE = 0001b:** MOSFET which was switching is turned OFF while the one which was conducting stays ON till inductive energy is completely recirculated.
- **LOCK_ILIMIT_MODE = 0010b:** All high-side MOSFETs are turned ON.
- **LOCK_ILIMIT_MODE = 0011b:** All low-side MOSFETs are turned ON.

The CONTROLLER_FAULT and LOCK_ILIMIT bits are set to 1b in the fault status registers. Normal operation resumes (gate driver operation and the nFAULT pin is released) when the LOCK_ILIMIT condition clears and a clear fault command is issued through the CLR_FLT bit.

6.3.21.9.2 **LOCK_ILIMIT Automatic Recovery (LOCK_ILIMIT_MODE = 01xxb)**

When a LOCK_ILIMIT event happens in this mode, the status of MOSFETs will be configured by LOCK_ILIMIT_MODE and nFAULT is driven low. Status of MOSFETs during LOCK_ILIMIT:

- **LOCK_ILIMIT_MODE = 0100b:** All MOSFETs are turned OFF.
- **LOCK_ILIMIT_MODE = 0101b:** MOSFET which was switching is turned OFF while the one which was conducting stays ON till inductive energy is completely recirculated.
- **LOCK_ILIMIT_MODE = 0110b:** All high-side MOSFETs are turned ON
- **LOCK_ILIMIT_MODE = 0111b:** All low-side MOSFETs are turned ON

The CONTROLLER_FAULT and LOCK_ILIMIT bits are set to 1b in the fault status registers. Normal operation resumes automatically (gate driver operation and the nFAULT pin is released) after the t_{LCK_RETRY} (configured by LCK_RETRY) time lapses. The CONTROLLER_FAULT and LOCK_ILIMIT bits are reset to 0b after the t_{LCK_RETRY} period expires.

6.3.21.9.3 **LOCK_ILIMIT Report Only (LOCK_ILIMIT_MODE = 1000b)**

No protective action is taken when a LOCK_ILIMIT event happens in this mode. The lock detection current limit event is reported by setting the CONTROLLER_FAULT and LOCK_ILIMIT bits to 1b in the fault status registers. The gate drivers continue to operate. The external controller manages this condition by acting appropriately. The reporting clears when the LOCK_ILIMIT condition clears and a clear fault command is issued through the CLR_FLT bit.

6.3.21.9.4 **LOCK_ILIMIT Disabled (LOCK_ILIMIT_MODE = 1xx1b)**

No action is taken when a LOCK_ILIMIT event happens in this mode.

6.3.21.10 **Thermal Warning (OTW)**

If the die temperature exceeds the thermal warning limit (T_{OTW}), the OT and OTW bits in the status register are set to 1b. The reporting of OTW on the nFAULT pin can be enabled by setting OTW_REP to 1b. The device performs no additional action and continues to function. In this case, the nFAULT pin is released when the die temperature decreases below the hysteresis point of the thermal warning limit ($T_{OTW} - T_{OTW_HYS}$). The OTW bit remains set until cleared through the CLR_FLT bit and the die temperature is lower than thermal warning limit. (T_{OTW}).

Note

Over-temperature warning (OTW) is not reported on nFAULT pin by default.

6.3.21.11 **Thermal Shutdown (TSD)**

If the die temperature exceeds the thermal shutdown limit (T_{TSD}), all the FETs are disabled, the charge pump is shut down, and the nFAULT pin is driven low. In addition, the DRIVER_FAULT, OT and TSD bit in the status register are set to 1b. Normal operation resumes (driver operation and the nFAULT pin is released) when the die temperature decreases below the hysteresis point of the thermal shutdown limit ($T_{TSD} - T_{TSD_HYS}$). The TSD bit stays latched high indicating that a thermal event occurred until a clear fault command is issued through the CLR_FLT bit. This protection feature cannot be disabled.

6.3.21.12 Motor Lock (MTR_LCK)

The MCT8316A-Q1 continuously checks for different motor lock conditions (see [Motor Lock Detection](#)) during motor operation. When one of the enabled lock condition happens, a MTR_LCK event is recognized and action is taken according to the MTR_LCK_MODE.

In MCT8316A-Q1, all locks can be enabled or disabled individually and retry times can be configured through LCK_RETRY. MTR_LCK_MODE bit can operate in four different modes: MTR_LCK latched shutdown, MTR_LCK automatic retry, MTR_LCK report only and MTR_LCK disabled.

6.3.21.12.1 MTR_LCK Latched Shutdown (MTR_LCK_MODE = 00xxb)

When a MTR_LCK event happens in this mode, the status of MOSFETs will be configured by MTR_LCK_MODE and nFAULT is driven low. Status of MOSFETs during MTR_LCK:

- MTR_LCK_MODE = 0000b: All MOSFETs are turned OFF.
- MTR_LCK_MODE = 0001b: MOSFET which was switching is turned OFF while the one which was conducting stays ON till inductive energy is completely recirculated.
- MTR_LCK_MODE = 0010b: All high-side MOSFETs are turned ON.
- MTR_LCK_MODE = 0011b: All low-side MOSFETs are turned ON.

The CONTROLLER_FAULT, MTR_LCK and respective motor lock condition bits are set to 1b in the fault status registers. Normal operation resumes (gate driver operation and the nFAULT pin is released) when the MTR_LCK condition clears and a clear fault command is issued through the CLR_FLT bit.

6.3.21.12.2 MTR_LCK Automatic Recovery (MTR_LCK_MODE= 01xxb)

When a MTR_LCK event happens in this mode, the status of MOSFETs will be configured by MTR_LCK_MODE and nFAULT is driven low. Status of MOSFETs during MTR_LCK:

- MTR_LCK_MODE = 0100b: All MOSFETs are turned OFF.
- MTR_LCK_MODE = 0101b: MOSFET which was switching is turned OFF while the one which was conducting stays ON till inductive energy is completely recirculated.
- MTR_LCK_MODE = 0110b: All high-side MOSFETs are turned ON.
- MTR_LCK_MODE = 0111b: All low-side MOSFETs are turned ON.

The CONTROLLER_FAULT, MTR_LCK and respective motor lock condition bits are set to 1b in the fault status registers. Normal operation resumes automatically (gate driver operation and the nFAULT pin is released) after the t_{LCK_RETRY} (configured by LCK_RETRY) time lapses. The CONTROLLER_FAULT, MTR_LCK and respective motor lock condition bits are reset to 0b after the t_{LCK_RETRY} period expires.

6.3.21.12.3 MTR_LCK Report Only (MTR_LCK_MODE = 1000b)

No protective action is taken when a MTR_LCK event happens in this mode. The motor lock event is reported by setting the CONTROLLER_FAULT, MTR_LCK and respective motor lock condition bits to 1b in the fault status registers. The gate drivers continue to operate. The external controller manages this condition by acting appropriately. The reporting clears when the MTR_LCK condition clears and a clear fault command is issued through the CLR_FLT bit.

6.3.21.12.4 MTR_LCK Disabled (MTR_LCK_MODE = 1xx1b)

No action is taken when a MTR_LCK event happens in this mode.

6.3.21.13 Motor Lock Detection

The MCT8316A-Q1 provides different lock detect mechanisms to determine if the motor is in a locked state. Multiple detection mechanisms work together to ensure the lock condition is detected quickly and reliably. In addition to detecting if there is a locked motor condition, the MCT8316A-Q1 can also identify and take action if there is no motor connected to the system. Each of the lock detect mechanisms and the no-motor detection can be disabled by their respective register bits (LOCK1/2/3_EN).

6.3.21.13.1 Lock 1: Abnormal Speed (ABN_SPEED)

MCT8316A-Q1 monitors the speed continuously and at any time the speed exceeds LOCK_ABN_SPEED, an ABN_SPEED lock event is recognized and action is taken according to the MTR_LCK_MODE.

threshold is set through the LOCK_ABN_SPEED register. ABN_SPEED lock can be enabled/disabled by LOCK1_EN.

6.3.21.13.2 Lock 2: Loss of Sync (LOSS_OF_SYNC)

The motor is commutated by detecting the zero crossing on the phase which is in Hi-Z state. If the motor is locked, the back-EMF will disappear and MCT8316A-Q1 will be not able to detect the zero crossing. If MCT8316A-Q1 is not able to detect zero crossing for LOSS_SYNC_TIMES number of times, LOSS_OF_SYNC event is recognized and action is taken according to the MTR_LCK_MODE. LOSS_OF_SYNC lock can be enabled/disabled by LOCK2_EN.

6.3.21.13.3 Lock3: No-Motor Fault (NO_MTR)

The MCT8316A-Q1 continuously monitors the relevant phase current (low-side phase in the present phase pattern); if the relevant phase current stays below NO_MTR_THR for a time longer than NO_MTR_DEG_TIME, a NO_MTR event is recognized. The response to the NO_MTR event is configured through MTR_LCK_MODE . NO_MTR lock can be enabled/disabled by LOCK3_EN.

6.3.21.14 IPD Faults

The MCT8316A-Q1 uses 12-bit timers to estimate the time during the current ramp up and ramp down during IPD, when the motor start-up is configured as IPD (MTR_STARTUP is set to 10b). During IPD, the algorithm checks for a successful current ramp-up to IPD_CURR_THR, starting with an IPD clock of 10MHz; if unsuccessful (timer overflow before current reaches IPD_CURR_THR), IPD is repeated with lower frequency clocks of 1MHz, 100kHz, and 10kHz sequentially. If the IPD timer overflows (current does not reach IPD_CURR_THR) with all the four clock frequencies, then the IPD_T1FAULT gets triggered. Similarly the algorithm checks for a successful current decay to zero during IPD current ramp down using all the mentioned IPD clock frequencies. If the IPD timer overflows (current does not ramp down to zero) in all the four attempts, then the IPD_T2FAULT gets triggered.

IPD gives incorrect results if the next IPD pulse is commanded before the complete decay of current due to present IPD pulse. The MCT8316A-Q1 can generate a fault called IPD_FREQ_FAULT during such a scenario . The IPD_FREQ_FAULT maybe triggered if the IPD frequency is too high for the IPD current limit and the IPD release mode or if the motor inductance is too high for the IPD frequency, IPD current limit and IPD release mode.

6.4 Device Functional Modes

6.4.1 Functional Modes

6.4.1.1 Sleep Mode

In sleep mode, the MOSFETs, sense amplifiers, buck regulator, charge pump, AVDD LDO regulator and the I²C bus are disabled. The device can be configured to enter sleep (instead of standby) mode by configuring DEV_MODE to 1b. SPEED pin determines entry and exit from sleep state as described in [Table 6-3](#).

Note

During power-up and power-down of the device, the nFAULT pin is held low as the internal regulators are disabled. After the regulators have been enabled, the nFAULT pin is automatically released.

6.4.1.2 Standby Mode

In standby mode the charge pump, AVDD LDO, buck regulator and I²C bus are active. The device can be configured to enter standby mode by configuring DEV_MODE to 0b. SPEED pin determines entry and exit from standby state as described in [Table 6-3](#)

6.4.1.3 Fault Reset (CLR_FLT)

In the case of latched faults, the device goes into a partial shutdown state to help protect the power MOSFETs and system. When the fault condition clears, the device can go to the operating state again by setting the CLR_FLT to 1b.

Table 6-3. Conditions to Enter or Exit Sleep or Standby Modes

SPEED COMMAND MODE	ENTER STANDBY CONDITION	ENTER SLEEP CONDITION	EXIT FROM STANDBY CONDITION	EXIT FROM SLEEP CONDITION
Analog	SPEED pin voltage < V _{EN_SB} for t _{DET_SB_ANA}	SPEED pin voltage < V _{EN_SL} for t _{DET_SL_ANA}	SPEED pin voltage > V _{EX_SB} for t _{DET_ANA}	SPEED pin voltage > V _{EX_SL} for t _{DET_ANA}
PWM/ Frequency	SPEED pin low (V < V _{DIG_IL}) for t _{EN_SB_PWM} / t _{EN_SB_FREQ}	SPEED pin low (V < V _{DIG_IL}) for t _{DET_SL_PWM} / t _{DET_SL_FREQ}	SPEED pin high (V > V _{DIG_IH}) for t _{DET_PWM}	SPEED pin high (V > V _{DIG_IH}) for t _{DET_PWM}
I ² C	SPEED_CTRL is set to zero.	SPEED pin voltage < V _{EN_SL} for t > SLEEP_TIME and SPEED_CTRL is set to zero.	SPEED_CTRL is set to a non-zero value.	SPEED pin voltage > V _{EX_SL} for t _{DET_ANA}

6.5 External Interface

6.5.1 DRVOFF Functionality

When DRVOFF pin is driven high, all six MOSFETs are disabled. In this mode, if SPEED pin is high, the charge pump, AVDD regulator, buck regulator and I²C bus are active; driver faults like OCP will be inactive.

6.5.2 DAC outputs

MCT8316A-Q1 has two 12-bit DACs which output analog voltage equivalent of digital variables on DACOUT1 and DACOUT2 pins with resolution of 12 bits and maximum voltage is 3-V. Signals available on DACOUT pins is useful in tracking algorithm variables in real-time and can be used for tuning speed controller or motor acceleration time. The address for variables for DACOUT1 and DACOUT2 are configured using DACOUT1_VAR_ADDR and DACOUT2_VAR_ADDR. DACOUT1 is available on pin 37 and DACOUT2 can be configured on pin 36 by setting DAC_SOX_CONFIG to 00b. DACOUT2 is also available on pin 38.

6.5.3 SOX Output

MCT8316A-Q1 can provide the built-in current sense amplifiers' output on the SOX pin. SOX output is available on pin 36 and can be configured by DAC_SOX_CONFIG.

6.5.4 Oscillator Source

MCT8316A-Q1 has a built-in oscillator that is used as the clock source for all digital peripherals and timing measurements. Default configuration for MCT8316A-Q1 is to use the internal oscillator and it is sufficient to drive the motor without need for any external crystal or clock sources.

In case MCT8316A-Q1 does not meet accuracy requirements of timing measurement or speed loop, then MCT8316A-Q1 has an option to support an external clock reference.

In order to improve EMI performance, MCT8316A-Q1 provides the option of modulating the clock frequency by enabling Spread Spectrum Modulation (SSM) through SSM_CONFIG

6.5.4.1 External Clock Source

Speed loop accuracy of MCT8316A-Q1 over wide operating temperature range can be improved by providing more accurate optional clock reference on EXT_CLK pin as shown in Figure 6-50. EXT_CLK will be used to calibrate internal clock oscillator and match the accuracy of the external clock. External clock source can be selected by configuring CLK_SEL to 11b and setting EXT_CLK_EN to 1b. The external clock source frequency can be configured through EXT_CLK_CONFIG.




Figure 6-50. External Clock Reference

Note

External clock is optional and can be used when higher clock accuracy is needed. MCT8316A-Q1 will always power up using the internal oscillator in all modes.

6.5.5 External Watchdog

MCT8316A-Q1 provides an external watchdog feature - EXT_WD_EN bit should be set to 1b to enable the external watchdog. When this feature is enabled, the device waits for a tickle (low to high transition in GPIO mode, EXT_WD_STATUS_SET set to 1b in I²C mode) from the external watchdog input for a configured time interval; if the time interval between two consecutive tickles is higher than the configured time, a watchdog fault is triggered. This fault can be configured using EXT_WD_FAULT either as a report only fault or as a latched fault with outputs in Hi-Z state. The latched fault can be cleared by writing 1b to CLRFLT. In case, the next tickle arrives before the configured time interval elapses, the watchdog timer is reset and it begins to wait for the next tickle. This can be used to continuously monitor the health of an external MCU (which is the external watchdog input) and put the MCT8316A-Q1 outputs in Hi-Z in case the external MCU is in an erroneous state.

The external watchdog input is selected using EXT_WD_INPUT and can either be the EXT_WD pin or the I²C interface. The time interval between two tickles to trigger a watchdog fault is configured by EXT_WD_FREQ; there are 4 time (frequency) settings - 100 (10Hz), 200 (5Hz), 500 (2Hz) and 1000ms (1Hz).

6.6 EEPROM access and I²C interface

6.6.1 EEPROM Access

MCT8316A-Q1 has 1024 bits (16 rows of 64 bits each) of EEPROM, which are used to store the motor configuration parameters. Erase operations are row-wise (all 64 bits are erased in a single erase operation), but 32-bit write and read operations are supported. EEPROM can be written and read using the I²C serial interface but erase cannot be performed using I²C serial interface. The shadow registers corresponding to the EEPROM are located at addresses 0x000080-0x0000AE.

Note

MCT8316A-Q1 allows EEPROM write and read operations only when the motor is not spinning.

6.6.1.1 EEPROM Write

In MCT8316A-Q1, EEPROM write procedure is as follows,

1. Write register 0x000080 (ISD_CONFIG) with ISD configuration like resync enable, reverse drive enable, stationary detect threshold etc.,
2. Write register 0x000082 (MOTOR_STARTUP1) with motor start-up configuration like start-up method, first cycle frequency, IPD parameters, align parameters etc.,
3. Write register 0x000084 (MOTOR_STARTUP2) with motor start-up configuration like open loop acceleration, minimum duty cycle etc.,
4. Write register 0x000086 (CLOSED_LOOP1) with motor control configuration like closed loop acceleration, PWM frequency, PWM modulation etc.,
5. Write register 0x000088 (CLOSED_LOOP2) with motor control configuration like FG signal parameters, motor stop options etc.,
6. Write register 0x00008A (CLOSED_LOOP3) with motor control configuration like fast start-up and dynamic degauss parameters including BEMF thresholds, duty cycle thresholds etc.,
7. Write register 0x00008C (CLOSED_LOOP4) with motor control configuration like fast deceleration parameters including fast deceleration duty threshold, window, current limits etc.,
8. Write register 0x00008E (CONST_SPEED) with motor control configuration like speed loop parameters including closed loop mode, saturation limits, K_p, K_i etc.,
9. Write register 0x000090 (CONST_PWR) with motor control configuration like input power regulation parameters including maximum power, constant power mode, power level hysteresis, maximum speed etc.,
10. Write register 0x000092 (FAULT_CONFIG1) with fault control configuration like CBC, lock current limits and actions, retry times etc.,
11. Write register 0x000094 (FAULT_CONFIG2) with fault control configuration like OV, UV limits and actions, abnormal speed level, motor lock setting etc.,
12. Write registers 0x000096 and 0x000098 (150_DEG_TWO_PH_PROFILE, 150_DEG_THREE_PH_PROFILE) with PWM duty cycle configurations for 150° modulation.
13. Write registers 0x00009A and 0x00009C (TRAP_CONFIG1 and TRAP_CONFIG2) with algorithm parameters like ISD BEMF threshold, blanking time, AVS current limits etc.,
14. Write registers 0x0000A4 and 0x0000A6 (PIN_CONFIG1 and PIN_CONFIG2) with pin configuration for DIR, BRAKE, DACOUT1 and DACOUT2, SOX, external watchdog etc.,
15. Write register 0x0000A8 (DEVICE_CONFIG) with device configuration like device mode, external clock enable, clock source, speed input PWM frequency range etc.,
16. Write registers 0x0000AC and 0x0000AE (GD_CONFIG1 and GD_CONFIG2) with gate driver configuration like slew rate, CSA gain, OCP level, mode, OVP enable etc.,
17. Write 0x80000000 into register 0x0000E6 to write the shadow register (0x000080-0x0000AE) values into the EEPROM.
18. Wait for 100ms for the EEPROM write operation to complete

Steps 1-16 can be selectively executed based on registers/parameters that need to be modified. After all shadow registers have been updated with the required values, step 17 should be executed to copy the contents of the shadow registers into the EEPROM.

6.6.1.2 EEPROM Read

In MCT8316A-Q1, EEPROM read procedure is as follows,

1. Write 0x40000000 into register 0x0000E6 to read the EEPROM data into the shadow registers (0x000080-0x0000AE).
2. Wait for 100ms for the EEPROM read operation to complete.
3. Read the shadow register values, 1 or 2 registers at a time, using the I²C read command as explained in [Section 6.6.2](#). Shadow register addresses are in the range of 0x000080-0x0000AE. Register address increases in steps of 2 for 32-bit read operation (since each address is a 16-bit location).

6.6.2 I²C Serial Interface

MCT8316A-Q1 interfaces with an external MCU over an I²C serial interface. MCT8316A-Q1 is an I²C target to be interfaced with a controller. External MCU can use this interface to read/write from/to any non-reserved register in MCT8316A-Q1

Note

For reliable communication, a 100- μ s delay should be used between every byte transferred over the I²C bus.

6.6.2.1 I²C Data Word

The I²C data word format is shown in [Table 6-4](#).

Table 6-4. I²C Data Word Format

TARGET_ID	R/W	CONTROL WORD	DATA	CRC-8
A6 - A0	W0	CW23 - CW0	D15 / D31/ D63 - D0	C7 - C0

Target ID and R/W Bit: The first byte includes the 7-bit I²C target ID (0x00), followed by the read/write command bit. Every packet in MCT8316A-Q1 the communication protocol starts with writing a 24-bit control word and hence the R/W bit is always 0.

24-bit Control Word: The Target Address is followed by a 24-bit control bit. The control word format is shown in [Table 6-5](#).

Table 6-5. 24-bit Control Word Format

OP_R/W	CRC_EN	DLEN	MEM_SEC	MEM_PAGE	MEM_ADDR
CW23	CW22	CW21- CW20	CW19 - CW16	CW15 - CW12	CW11 - CW0

Each field in the control word is explained in detail below.

OP_R/W – Read/Write: R/W bit gives information on whether this is a read operation or write operation. Bit value 0 indicates it is a write operation. Bit value 1 indicates it is a read operation. For write operation, MCT8316A-Q1 will expect data bytes to be sent after the 24-bit control word. For read operation, MCT8316A-Q1 will expect an I²C read request with repeated start or normal start after the 24-bit control word.

CRC_EN – Cyclic Redundancy Check(CRC) Enable: MCT8316A-Q1 supports CRC to verify the data integrity. This bit controls whether the CRC feature is enabled or not.

DLEN – Data Length: DLEN field determines the length of the data that will be sent by external MCU to MCT8316A-Q1. MCT8316A-Q1 protocol supports three data lengths: 16-bit, 32-bit and 64-bit.

Table 6-6. Data Length Configuration

DLEN Value	Data Length
00b	16-bit
01b	32-bit
10b	64-bit

Table 6-6. Data Length Configuration (continued)

DLEN Value	Data Length
11b	Reserved

MEM_SEC – Memory Section: Each memory location in MCT8316A-Q1 is addressed using three separate entities in the control word – Memory Section, Memory Page, Memory Address. Memory Section is a 4-bit field which denotes the memory section to which the memory location belongs like RAM, ROM etc.

MEM_PAGE – Memory Page: Memory page is a 4-bit field which denotes the memory page to which the memory location belongs.

MEM_ADDR – Memory Address: Memory address is the last 12-bits of the address. The complete 22-bit address is constructed internally by MCT8316A-Q1 using all three fields – Memory Section, Memory Page, Memory Address. For memory locations 0x0000000-0x000800, memory section is 0x0, memory page is 0x0 and memory address is the lowest 12 bits(0x000 for 0x000000, 0x080 for 0x000080 and 0x800 for 0x000800)


Data Bytes: For a write operation to MCT8316A-Q1, the 24-bit control word is followed by data bytes. The DLEN field in the control word should correspond with the number of bytes sent in this section.

CRC Byte: If the CRC feature is enabled in the control word, CRC byte has to be sent at the end of a write transaction. Procedure to calculate CRC is explained in CRC Byte Calculation below.

6.6.2.2 I²C Write Operation

MCT8316A-Q1 write operation over I²C involves the following sequence.

1. I²C start condition.
2. The sequence starts with I²C target start byte, made up of 7-bit target ID (0x00) to identify the MCT8316A-Q1 along with the R/W bit set to 0.
3. The start byte is followed by 24-bit control word. Bit 23 in the control word has to be 0 as it is a write operation.
4. The 24-bit control word is then followed by the data bytes. The length of the data byte depends on the DLEN field.
 - a. While sending data bytes, the LSB byte is sent first. Refer below examples for more details.
 - b. 16-bit/32-bit write – The data sent is written to the address mentioned in Control Word.
 - c. 64-bit Write – 64-bit is treated as two 32-bit writes. The address mentioned in Control word is taken as Addr 0. Addr 1 is calculating internally by MCT8316A-Q1 by incrementing Addr 0 by 2. A total of 8 data bytes are sent. The first 4 bytes (sent in LSB first way) are written to Addr 0 and the next 4 bytes are written to Addr 1.
5. If CRC is enabled, the packet ends with a CRC byte. CRC is calculated for the entire packet (Target ID + W bit, Control Word, Data Bytes).
6. I²C stop condition.


Figure 6-51. I²C Write Operation Sequence

6.6.2.3 I²C Read Operation

MCT8316A-Q1 read operation over I²C involves the following sequence.

1. I²C start condition.
2. The sequence starts with I²C target Start Byte.
3. The Start Byte is followed by 24-bit Control Word. Bit 23 in the control word has to be 1 as it is a read operation.
4. The control word is followed by a repeated start or normal start.
5. MCT8316A-Q1 sends the data bytes on SDA. The number of bytes sent by MCT8316A-Q1 depends on the DLEN field value in the control word.
 - a. While sending data bytes, the LSB byte is sent first. Refer the examples below for more details.
 - b. 16-bit/32-bit Read – The data from the address mentioned in Control Word is sent back.
 - c. 64-bit Read – 64-bit is treated as two 32-bit read. The address mentioned in Control Word is taken as Addr 0. Addr 1 is calculating internally by MCT8316A-Q1 by incrementing Addr 0 by 2. A total of 8 data bytes are sent by MCT8316A-Q1. The first 4 bytes (sent in LSB first way) are read from Addr 0 and the next 4 bytes are read from Addr 1.
 - d. MCT8316A-Q1 takes some time to process the control word and read data from the given address. This involves some delay. It is quite possible that the repeated start with Target ID will be NACK'd. If the I²C read request has been NACK'd by MCT8316A-Q1, retry after few cycles. During this retry, it is not necessary to send the entire packet along with the control word. It is sufficient to send only the start condition with target ID and read bit.
6. If CRC is enabled, then MCT8316A-Q1 sends an additional CRC byte at the end. If CRC is enabled, external MCU I²C controller has to read this additional byte before sending the stop bit. CRC is calculated for the entire packet (Target ID + W bit, Control Word, Target ID + R bit, Data Bytes).
7. I²C stop condition.




Figure 6-52. I²C Read Operation Sequence

6.6.2.4 Examples of MCT8316A-Q1 I²C Communication Protocol Packets

All values used in this example section are in hex format. I²C target ID used in the examples is 0x00.

Example for 32-bit Write Operation: Address – 0x00000080, Data – 0x1234ABCD, CRC Byte – 0x45 (Sample value; does not match with the actual CRC calculation)

Table 6-7. Example for 32-bit Write Operation Packet

Start Byte		Control Word 0				Control Word 1		Control Word 2	Data Bytes				CRC
Target ID	I ² C Write	OP_R/W	CRC_E/N	DLEN	MEM_SEC	MEM_PAGE	MEM_DDR	MEM_ADDR	DB0	DB1	DB2	DB3	CRC Byte
A6-A0	W0	CW23	CW22	CW21-CW20	CW19-CW16	CW15-CW12	CW11-CW8	CW7-CW0	D7-D0	D7-D0	D7-D0	D7-D0	C7-C0
0x00	0x0	0x0	0x1	0x1	0x0	0x0	0x0	0x0	0x80	0xCD	0xAB	0x34	0x12
0x00		0x50				0x00			0x80	0xCD	0xAB	0x34	0x12
													0x45

Example for 64-bit Write Operation: Address - 0x00000080, Data Address 0x00000080 - Data 0x01234567, Data Address 0x00000082 – Data 0x89ABCDEF, CRC Byte – 0x45 (Sample value; does not match with the actual CRC calculation)

Table 6-8. Example for 64-bit Write Operation Packet

Start Byte		Control Word 0				Control Word 1		Control Word 2	Data Bytes		CRC
Target ID	I ² C Write	OP_R/W	CRC_EN	DLEN	MEM_SEC	MEM_PAGE	MEM_ADDR	MEM_ADDR	DB0 - DB7		CRC Byte
A6-A0	W0	CW23	CW22	CW21-CW20	CW19-CW16	CW15-CW12	CW11-CW8	CW7-CW0	[D7-D0] x 8		C7-C0
0x00	0x0	0x0	0x1	0x2	0x0	0x0	0x0	0x80	0x67452301EFCDAB89	0x45	
0x00	0x60					0x00		0x80	0x67452301EFCDAB89	0x45	

Example for 32-bit Read Operation: Address – 0x00000080, Data – 0x1234ABCD, CRC Byte – 0x56 (Sample value; does not match with the actual CRC calculation)

Table 6-9. Example for 32-bit Read Operation Packet

Start Byte		Control Word 0				Control Word 1		Control Word 2	Start Byte	Byte 0	Byte 1	Byte 2	Byte 3	Byte 4	
Target ID	I ² C Write	R/W	CRC_EN	DLEN	MEM_SEC	MEM_PAGE	MEM_ADDR	MEM_ADDR	Target ID	I ² C Read	DB0	DB1	DB2	DB3	CRC Byte
A6-A0	W0	CW23	CW22	CW21-CW20	CW19-CW16	CW15-CW12	CW11-CW8	CW7-CW0	A6-A0	W0	D7-D0	D7-D0	D7-D0	D7-D0	C7-C0
0x00	0x0	0x1	0x1	0x1	0x0	0x0	0x0	0x80	0x00	0x1	0xCD	0xAB	0x34	0x12	0x56
0x00	0xD0					0x00		0x80	0x01		0xCD	0xAB	0x34	0x12	0x56

6.6.2.5 Internal Buffers

MCT8316A-Q1 uses buffers internally to store the data received on I²C. Highest priority is given to collecting data on the I²C Bus. There are 2 buffers (ping-pong) for I²C Rx Data and 2 buffers (ping-pong) for I²C Tx Data.

A write request from external MCU is stored in Rx Buffer 1 and then the parsing block is triggered to work on this data in Rx Buffer 1. While MCT8316A-Q1 is processing a write packet from Rx Buffer 1, if there is another new read/write request, the entire data from the I²C bus is stored in Rx Buffer 2 and it will be processed after the current request.

MCT8316A-Q1 can accommodate a maximum of two consecutive read/write requests. If MCT8316A-Q1 is busy due to high priority interrupts, the data sent will be stored in internal buffers (Rx Buffer 1 and Rx Buffer 2). At this point, if there is a third read/write request, the Target ID will be NACK'd as the buffers are already full.

During read operations, the read request is processed and the read data from the register is stored in the Tx Buffer along with the CRC byte, if enabled. Now if the external MCU initiates an I²C Read (Target ID + R bit), the data from this Tx Buffer is sent over I²C. Since there are two Tx Buffers, register data from 2 MCT8316A-Q1 reads can be buffered. Given this scenario, if there is a third read request, the control word will be stored in the Rx Buffer 1, but it will not be processed by MCT8316A-Q1 as the Tx Buffers are full.

Once a data is read from Tx Buffer, the data is no longer stored in the Tx buffer. The buffer is cleared and it becomes available for the next data to be stored. If the read transaction was interrupted in between and if the MCU had not read all the bytes, external MCU can initiate another I²C read (only I²C read, without any control word information) to read all the data bytes from first.

6.6.2.6 CRC Byte Calculation

An 8-bit CCIT polynomial ($x^8 + x^2 + x + 1$) is used for CRC computation.

CRC Calculation in Write Operation: When the external MCU writes to MCT8316A-Q1, if the CRC is enabled, the external MCU has to compute an 8-bit CRC byte and add the CRC byte at the end of the data. MCT8316A-

Q1 will compute CRC using the same polynomial internally and if there is a mismatch, the write request is discarded. Input data for CRC calculation by external MCU for write operation are listed below:

1. Target ID + write bit.
2. Control word – 3 bytes
3. Data bytes – 2/4/8 bytes

CRC Calculation in Read Operation: When the external MCU reads from MCT8316A-Q1, if the CRC is enabled, MCT8316A-Q1 sends the CRC byte at the end of the data. The CRC computation in read operation involves the start byte, control words sent by external MCU along with data bytes sent by MCT8316A-Q1. Input data for CRC calculation by external MCU to verify the data sent by MCT8316A-Q1 are listed below :

1. Target ID + write bit
2. Control word – 3 bytes
3. Target ID + read bit
4. Data bytes – 2/4/8 bytes

6.7 EEPROM (Non-Volatile) Register Map

6.7.1 Algorithm_Configuration Registers

Table 6-10 lists the memory-mapped registers for the Algorithm_Configuration registers. All register offset addresses not listed in Table 6-10 should be considered as reserved locations and the register contents should not be modified.

Table 6-10. ALGORITHM_CONFIGURATION Registers

Offset	Acronym	Register Name	Section
80h	ISD_CONFIG	ISD configuration	Section 6.7.1.1
82h	MOTOR_STARTUP1	Motor start-up configuration 1	Section 6.7.1.2
84h	MOTOR_STARTUP2	Motor start-up configuration 2	Section 6.7.1.3
86h	CLOSED_LOOP1	Closed loop configuration 1	Section 6.7.1.4
88h	CLOSED_LOOP2	Closed loop configuration 2	Section 6.7.1.5
8Ah	CLOSED_LOOP3	Closed loop configuration 3	Section 6.7.1.6
8Ch	CLOSED_LOOP4	Closed loop configuration 4	Section 6.7.1.7
8Eh	CONST_SPEED	Constant speed configuration	Section 6.7.1.8
90h	CONST_PWR	Constant power configuration	Section 6.7.1.9
96h	150_DEG_TWO_PH_PROFILE	150° Two-ph profile	Section 6.7.1.10
98h	150_DEG_THREE_PH_PROFILE	150° Three-ph profile	Section 6.7.1.11
9Ah	TRAP_CONFIG1	Trap configuration 1	Section 6.7.1.12
9Ch	TRAP_CONFIG2	Trap configuration 2	Section 6.7.1.13

Complex bit access types are encoded to fit into small table cells. Table 6-11 shows the codes that are used for access types in this section.

Table 6-11. Algorithm_Configuration Access Type Codes

Access Type	Code	Description
Read Type		
R	R	Read
Write Type		
W	W	Write
Reset or Default Value		
-n		Value after reset or the default value

6.7.1.1 ISD_CONFIG Register (Offset = 80h) [Reset = 00000000h]

ISD_CONFIG is shown in Figure 6-53 and described in Table 6-12.

Return to the [Summary Table](#).

Register to configure initial speed detect settings

Figure 6-53. ISD_CONFIG Register

31	30	29	28	27	26	25	24
PARITY	ISD_EN	BRAKE_EN	HIZ_EN	RVS_DR_EN	RESYNC_EN	STAT_BRK_EN	STAT_DETECT_THR
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
23	22	21	20	19	18	17	16
STAT_DETECT_THR	BRK_MODE	RESERVED		RESERVED		BRK_TIME	
R/W-0h	R/W-0h	R-0h		R-0h		R/W-0h	
15	14	13	12	11	10	9	8
BRK_TIME				HIZ_TIME		STARTUP_BRK_TIME	
R/W-0h				R/W-0h		R/W-0h	
7	6	5	4	3	2	1	0
STARTUP_BRK_TIME		RESYNC_MIN_THRESHOLD		RESERVED			
R/W-0h		R/W-0h		R-0h			

Table 6-12. ISD_CONFIG Register Field Descriptions

Bit	Field	Type	Reset	Description
31	PARITY	R/W	0h	Parity bit
30	ISD_EN	R/W	0h	ISD enable 0h = Disable 1h = Enable
29	BRAKE_EN	R/W	0h	Brake enable 0h = Disable 1h = Enable
28	HIZ_EN	R/W	0h	Hi-Z enable 0h = Disable 1h = Enable
27	RVS_DR_EN	R/W	0h	Reverse drive enable 0h = Disable 1h = Enable
26	RESYNC_EN	R/W	0h	Resynchronization enable 0h = Disable 1h = Enable
25	STAT_BRK_EN	R/W	0h	Enable or disable brake during stationary 0h = Disable 1h = Enable
24-22	STAT_DETECT_THR	R/W	0h	Stationary BEMF detect threshold 0h = 5 mV 1h = 10 mV 2h = 15 mV 3h = 20 mV 4h = 25 mV 5h = 30 mV 6h = 50 mV 7h = 100 mV
21	BRK_MODE	R/W	0h	Brake mode 0h = All three low-side FETs turned ON 1h = All three high-side FETs turned ON

Table 6-12. ISD_CONFIG Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
20	RESERVED	R	0h	Reserved
19-17	RESERVED	R	0h	Reserved
16-13	BRK_TIME	R/W	0h	Brake time 0h = 10 ms 1h = 50 ms 2h = 100 ms 3h = 200 ms 4h = 300 ms 5h = 400 ms 6h = 500 ms 7h = 750 ms 8h = 1 s 9h = 2 s Ah = 3 s Bh = 4 s Ch = 5 s Dh = 7.5 s Eh = 10 s Fh = 15 s
12-9	HIZ_TIME	R/W	0h	Hi-Z time 0h = 10 ms 1h = 50 ms 2h = 100 ms 3h = 200 ms 4h = 300 ms 5h = 400 ms 6h = 500 ms 7h = 750 ms 8h = 1 s 9h = 2 s Ah = 3 s Bh = 4 s Ch = 5 s Dh = 7.5 s Eh = 10 s Fh = 15 s
8-6	STARTUP_BRK_TIME	R/W	0h	Brake time when motor is stationary 0h = 1 ms 1h = 10 ms 2h = 25 ms 3h = 50 ms 4h = 100 ms 5h = 250 ms 6h = 500 ms 7h = 1000 ms
5-3	RESYNC_MIN_THRESH_OLD	R/W	0h	Minimum phase BEMF below which the motor is coasted instead of resync 0h = computed based on MIN_DUTY 1h = 300 mV 2h = 400 mV 3h = 500 mV 4h = 600 mV 5h = 800 mV 6h = 1000 mV 7h = 1250 mV
2-0	RESERVED	R	0h	Reserved

6.7.1.2 MOTOR_STARTUP1 Register (Offset = 82h) [Reset = 00000000h]

MOTOR_STARTUP1 is shown in [Figure 6-54](#) and described in [Table 6-13](#).

Return to the [Summary Table](#).

Register to configure motor startup settings1

Figure 6-54. MOTOR_STARTUP1 Register

31	30	29	28	27	26	25	24
PARITY	MTR_STARTUP		ALIGN_RAMP_RATE			ALIGN_TIME	
R/W-0h	R/W-0h		R/W-0h			R/W-0h	
23	22	21	20	19	18	17	16
ALIGN_TIME			ALIGN_CURR_THR			IPD_CLK_FRE_Q	
R/W-0h			R/W-0h			R/W-0h	
15	14	13	12	11	10	9	8
IPD_CLK_FREQ	IPD_CURR_THR			IPD_RLS_MODE			
R/W-0h	R/W-0h			R/W-0h			
7	6	5	4	3	2	1	0
IPD_ADV_ANGLE	IPD_REPEAT			SLOW_FIRST_CYC_FREQ			
R/W-0h	R/W-0h			R/W-0h			

Table 6-13. MOTOR_STARTUP1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31	PARITY	R/W	0h	Parity bit
30-29	MTR_STARTUP	R/W	0h	Motor start-up method 0h = Align 1h = Double Align 2h = IPD 3h = Slow first cycle
28-25	ALIGN_RAMP_RATE	R/W	0h	Align voltage ramp rate 0h = 0.1 V/s 1h = 0.2 V/s 2h = 0.5 V/s 3h = 1 V/s 4h = 2.5 V/s 5h = 5 V/s 6h = 7.5 V/s 7h = 10 V/s 8h = 25 V/s 9h = 50 V/s Ah = 75 V/s Bh = 100 V/s Ch = 250 V/s Dh = 500 V/s Eh = 750 V/s Fh = 1000 V/s

Table 6-13. MOTOR_STARTUP1 Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
24-21	ALIGN_TIME	R/W	0h	Align time 0h = 5 ms 1h = 10 ms 2h = 25 ms 3h = 50 ms 4h = 75 ms 5h = 100 ms 6h = 200 ms 7h = 400 ms 8h = 600 ms 9h = 800 ms Ah = 1 s Bh = 2 s Ch = 4 s Dh = 6 s Eh = 8 s Fh = 10 s
20-17	ALIGN_CURR_THR	R/W	0h	Align current threshold (Align current threshold (A) = ALIGN_CURR_THR / CSA_GAIN) 0h = N/A 1h = 0.1 V 2h = 0.2 V 3h = 0.3 V 4h = 0.4 V 5h = 0.5 V 6h = 0.6 V 7h = 0.7 V 8h = 0.8 V 9h = 0.9 V Ah = 1 V Bh = 1.1 V Ch = 1.2 V Dh = 1.3 V Eh = 1.4 V Fh = 1.5 V
16-14	IPD_CLK_FREQ	R/W	0h	IPD clock frequency 0h = 50 Hz 1h = 100 Hz 2h = 250 Hz 3h = 500 Hz 4h = 1000 Hz 5h = 2000 Hz 6h = 5000 Hz 7h = 10000 Hz
13-10	IPD_CURR_THR	R/W	0h	IPD current threshold (IPD current threshold (A) = IPD_CURR_THR / CSA_GAIN) 0h = N/A 1h = N/A 2h = 0.2 V 3h = 0.3 V 4h = 0.4 V 5h = 0.5 V 6h = 0.6 V 7h = 0.7 V 8h = 0.8 V 9h = 0.9 V Ah = 1 V Bh = 1.1 V Ch = 1.2 V Dh = 1.3 V Eh = 1.4 V Fh = 1.5 V

Table 6-13. MOTOR_STARTUP1 Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
9-8	IPD_RLS_MODE	R/W	0h	IPD release mode 0h = Brake 1h = Tristate 2h = N/A 3h = N/A
7-6	IPD_ADV_ANGLE	R/W	0h	IPD advance angle 0h = 0° 1h = 30° 2h = 60° 3h = 90°
5-4	IPD_REPEAT	R/W	0h	Number of times IPD is executed 0h = one 1h = average of 2 times 2h = average of 3 times 3h = average of 4 times
3-0	SLOW_FIRST_CYC_FRE Q	R/W	0h	Frequency of first cycle 0h = 0.05 Hz 1h = 0.1 Hz 2h = 0.25 Hz 3h = 0.5 Hz 4h = 1 Hz 5h = 2 Hz 6h = 3 Hz 7h = 5 Hz 8h = 10 Hz 9h = 15 Hz Ah = 25 Hz Bh = 50 Hz Ch = 75 Hz Dh = 100 Hz Eh = 150 Hz Fh = 200 Hz

6.7.1.3 MOTOR_STARTUP2 Register (Offset = 84h) [Reset = 0000000Xh]

MOTOR_STARTUP2 is shown in [Figure 6-55](#) and described in [Table 6-14](#).

Return to the [Summary Table](#).

Register to configure motor startup settings2

Figure 6-55. MOTOR_STARTUP2 Register

31	30	29	28	27	26	25	24
PARITY	OL_ILIMIT_CO_NFIG		OL_DUTY		OL_ILIMIT		
R/W-0h	R/W-0h		R/W-0h		R/W-0h		
23	22	21	20	19	18	17	16
OL_ILIMIT		OL_ACC_A1			OL_ACC_A2		
R/W-0h		R/W-0h			R/W-0h		
15	14	13	12	11	10	9	8
OL_ACC_A2		OPN_CL_HANDOFF_THR			R/W-0h		
R/W-0h					R/W-0h		
7	6	5	4	3	2	1	0
AUTO_HANDOFF	FIRST_CYCLE_FREQ_SEL		MIN_DUTY		RESERVED		
R/W-0h	R/W-0h		R/W-0h		R-0h		

Table 6-14. MOTOR_STARTUP2 Register Field Descriptions

Bit	Field	Type	Reset	Description
31	PARITY	R/W	0h	Parity bit
30	OL_ILIMIT_CONFIG	R/W	0h	Open loop current limit configuration 0h = Open loop current limit defined by OL_ILIMIT 1h = Open loop current limit defined by ILIMIT
29-27	OL_DUTY	R/W	0h	Duty cycle limit during open loop 0h = 10% 1h = 15% 2h = 20% 3h = 25% 4h = 30% 5h = 40% 6h = 50% 7h = 100%
26-23	OL_ILIMIT	R/W	0h	Open loop current limit (OL current threshold (A) = OL_CURR_THR / CSA_GAIN) 0h = N/A 1h = 0.1V 2h = 0.2 V 3h = 0.3 V 4h = 0.4 V 5h = 0.5 V 6h = 0.6 V 7h = 0.7 V 8h = 0.8 V 9h = 0.9 V Ah = 1 V Bh = 1.1 V Ch = 1.2 V Dh = 1.3 V Eh = 1.4 V Fh = 1.5 V

Table 6-14. MOTOR_STARTUP2 Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
22-18	OL_ACC_A1	R/W	0h	Open loop acceleration A1 0h = 0.005 Hz/s 1h = 0.01 Hz/s 2h = 0.025 Hz/s 3h = 0.05 Hz/s 4h = 0.1 Hz/s 5h = 0.25 Hz/s 6h = 0.5 Hz/s 7h = 1 Hz/s 8h = 2.5 Hz/s 9h = 5 Hz/s Ah = 7.5 Hz/s Bh = 10 Hz/s Ch = 12.5 Hz/s Dh = 15 Hz/s Eh = 20 Hz/s Fh = 30 Hz/s 10h = 40 Hz/s 11h = 50 Hz/s 12h = 60 Hz/s 13h = 75 Hz/s 14h = 100 Hz/s 15h = 125 Hz/s 16h = 150 Hz/s 17h = 175 Hz/s 18h = 200 Hz/s 19h = 250 Hz/s 1Ah = 300 Hz/s 1Bh = 400 Hz/s 1Ch = 500 Hz/s 1Dh = 750 Hz/s 1Eh = 1000 Hz/s 1Fh = No Limit (32767) Hz/s

Table 6-14. MOTOR_STARTUP2 Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
17-13	OL_ACC_A2	R/W	0h	Open loop acceleration A2 0h = 0.005 Hz/s ² 1h = 0.01 Hz/s ² 2h = 0.025 Hz/s ² 3h = 0.05 Hz/s ² 4h = 0.1 Hz/s ² 5h = 0.25 Hz/s ² 6h = 0.5 Hz/s ² 7h = 1 Hz/s ² 8h = 2.5 Hz/s ² 9h = 5 Hz/s ² Ah = 7.5 Hz/s ² Bh = 10 Hz/s ² Ch = 12.5 Hz/s ² Dh = 15 Hz/s ² Eh = 20 Hz/s ² Fh = 30 Hz/s ² 10h = 40 Hz/s ² 11h = 50 Hz/s ² 12h = 60 Hz/s ² 13h = 75 Hz/s ² 14h = 100 Hz/s ² 15h = 125 Hz/s ² 16h = 150 Hz/s ² 17h = 175 Hz/s ² 18h = 200 Hz/s ² 19h = 250 Hz/s ² 1Ah = 300 Hz/s ² 1Bh = 400 Hz/s ² 1Ch = 500 Hz/s ² 1Dh = 750 Hz/s ² 1Eh = 1000 Hz/s ² 1Fh = No Limit (32767) Hz/s ²

Table 6-14. MOTOR_STARTUP2 Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
12-8	OPN_CL_HANDOFF_THR	R/W	0h	Open to closed loop handoff threshold 0h = 1 Hz 1h = 4 Hz 2h = 8 Hz 3h = 12 Hz 4h = 16 Hz 5h = 20 Hz 6h = 24 Hz 7h = 28 Hz 8h = 32 Hz 9h = 36 Hz Ah = 40 Hz Bh = 45 Hz Ch = 50 Hz Dh = 55 Hz Eh = 60 Hz Fh = 65 Hz 10h = 70 Hz 11h = 75 Hz 12h = 80 Hz 13h = 85 Hz 14h = 90 Hz 15h = 100 Hz 16h = 150 Hz 17h = 200 Hz 18h = 250 Hz 19h = 300 Hz 1Ah = 350 Hz 1Bh = 400 Hz 1Ch = 450 Hz 1Dh = 500 Hz 1Eh = 550 Hz 1Fh = 600 Hz
7	AUTO_HANDOFF	R/W	0h	Auto handoff enable 0h = Disable Auto Handoff (and use OPN_CL_HANDOFF_THR) 1h = Enable Auto Handoff
6	FIRST_CYCLE_FREQ_SEL	R/W	0h	First cycle frequency select 0h = Defined by SLOW_FIRST_CYC_FREQ 1h = 0 Hz
5-2	MIN_DUTY	R/W	0h	Min operational duty cycle 0h = 1.5 % 1h = 2 % 2h = 3 % 3h = 4 % 4h = 5 % 5h = 6 % 6h = 7 % 7h = 8 % 8h = 9 % 9h = 10 % Ah = 12 % Bh = 15 % Ch = 17.5 % Dh = 20 % Eh = 25 % Fh = 30 %
1-0	RESERVED	R	0h	Reserved

6.7.1.4 CLOSED_LOOP1 Register (Offset = 86h) [Reset = 00000000h]

CLOSED_LOOP1 is shown in [Figure 6-56](#) and described in [Table 6-15](#).

Return to the [Summary Table](#).

Register to configure close loop settings1

Figure 6-56. CLOSED_LOOP1 Register

31	30	29	28	27	26	25	24
PARITY	COMM_CONTROL			CL_ACC			
R/W-0h	R/W-0h			R/W-0h			
23	22	21	20	19	18	17	16
CL_DEC_CON FIG		CL_DEC			PWM_FREQ_OUT		
R/W-0h		R/W-0h			R/W-0h		
15	14	13	12	11	10	9	8
PWM_FREQ_OUT		PWM_MODUL		PWM_MODE	LD_ANGLE_PO LARITY	LD_ANGLE	
R/W-0h		R/W-0h		R/W-0h	R/W-0h	R/W-0h	
7	6	5	4	3	2	1	0
	LD_ANGLE					RESERVED	
	R/W-0h						R-0h

Table 6-15. CLOSED_LOOP1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31	PARITY	R/W	0h	Parity bit
30-29	COMM_CONTROL	R/W	0h	Trapezoidal commutation mode 0h = 120° Commutation 1h = Variable commutation between 120° and 150° 2h = N/A 3h = N/A

Table 6-15. CLOSED_LOOP1 Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
28-24	CL_ACC	R/W	0h	Closed loop acceleration rate 0h = 0.005 V/s 1h = 0.01 V/s 2h = 0.025 V/s 3h = 0.05 V/s 4h = 0.1 V/s 5h = 0.25 V/s 6h = 0.5 V/s 7h = 1 V/s 8h = 2.5 V/s 9h = 5 V/s Ah = 7.5 V/s Bh = 10 V/s Ch = 12.5 V/s Dh = 15 V/s Eh = 20 V/s Fh = 30 V/s 10h = 40 V/s 11h = 50 V/s 12h = 60 V/s 13h = 75 V/s 14h = 100 V/s 15h = 125 V/s 16h = 150 V/s 17h = 175 V/s 18h = 200 V/s 19h = 250 V/s 1Ah = 300 V/s 1Bh = 400 V/s 1Ch = 500 V/s 1Dh = 750 V/s 1Eh = 1000 V/s 1Fh = 32767 V/s
23	CL_DEC_CONFIG	R/W	0h	Closed loop decel configuration 0h = Close loop deceleration defined by CL_DEC 1h = Close loop deceleration defined by CL_ACC

Table 6-15. CLOSED_LOOP1 Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
22-18	CL_DEC	R/W	0h	Closed loop deceleration rate 0h = 0.005 V/s 1h = 0.01 V/s 2h = 0.025 V/s 3h = 0.05 V/s 4h = 0.1 V/s 5h = 0.25 V/s 6h = 0.5 V/s 7h = 1 V/s 8h = 2.5 V/s 9h = 5 V/s Ah = 7.5 V/s Bh = 10 V/s Ch = 12.5 V/s Dh = 15 V/s Eh = 20 V/s Fh = 30 V/s 10h = 40 V/s 11h = 50 V/s 12h = 60 V/s 13h = 75 V/s 14h = 100 V/s 15h = 125 V/s 16h = 150 V/s 17h = 175 V/s 18h = 200 V/s 19h = 250 V/s 1Ah = 300 V/s 1Bh = 400 V/s 1Ch = 500 V/s 1Dh = 750 V/s 1Eh = 1000 V/s 1Fh = 32767 V/s

Table 6-15. CLOSED_LOOP1 Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
17-13	PWM_FREQ_OUT	R/W	0h	Output PWM switching frequency 0h = 5 kHz 1h = 6 kHz 2h = 7 kHz 3h = 8 kHz 4h = 9 kHz 5h = 10 kHz 6h = 11 kHz 7h = 12 kHz 8h = 13 kHz 9h = 14 kHz Ah = 15 kHz Bh = 16 kHz Ch = 17 kHz Dh = 18 kHz Eh = 19 kHz Fh = 20 kHz 10h = 25 kHz 11h = 30 kHz 12h = 35 kHz 13h = 40 kHz 14h = 45 kHz 15h = 50 kHz 16h = 55 kHz 17h = 60 kHz 18h = 65 kHz 19h = 70 kHz 1Ah = 75 kHz 1Bh = 80 kHz 1Ch = 85 kHz 1Dh = 90 kHz 1Eh = 95 kHz 1Fh = 100 kHz
12-11	PWM_MODUL	R/W	0h	PWM modulation. 0h = High-Side Modulation 1h = Low-Side Modulation 2h = Mixed Modulation 3h = N/A
10	PWM_MODE	R/W	0h	PWM mode 0h = Single Ended Mode 1h = Complementary Mode
9	LD_ANGLE_POLARITY	R/W	0h	Polarity of applied lead angle 0h = Negative 1h = Positive
8-1	LD_ANGLE	R/W	0h	Lead Angle {Lead Angle (deg) = LD_ANGLE * 0.12}
0	RESERVED	R	0h	Reserved

6.7.1.5 CLOSED_LOOP2 Register (Offset = 88h) [Reset = 00000000h]

CLOSED_LOOP2 is shown in [Figure 6-57](#) and described in [Table 6-16](#).

Return to the [Summary Table](#).

Register to configure close loop settings2

Figure 6-57. CLOSED_LOOP2 Register

31	30	29	28	27	26	25	24
PARITY	FG_SEL			FG_DIV_FACTOR		FG_CONFIG	
R/W-0h	R/W-0h			R/W-0h		R/W-0h	
23	22	21	20	19	18	17	16
FG_BEMF_THR				MTR_STOP		MTR_STOP_BRK_TIME	
R/W-0h				R/W-0h		R/W-0h	
15	14	13	12	11	10	9	8
MTR_STOP_BRK_TIME		ACT_SPIN_BRK_THR			BRAKE_DUTY_THRESHOLD		
R/W-0h		R/W-0h			R/W-0h		
7	6	5	4	3	2	1	0
AVS_EN		CBC_ILIMIT			RESERVED		
R/W-0h		R/W-0h			R-0h		

Table 6-16. CLOSED_LOOP2 Register Field Descriptions

Bit	Field	Type	Reset	Description
31	PARITY	R/W	0h	Parity bit
30-29	FG_SEL	R/W	0h	FG mode select 0h = Output FG in open loop and closed loop 1h = Output FG in only closed loop 2h = Output FG in open loop for the first try. 3h = N/A
28-25	FG_DIV_FACTOR	R/W	0h	FG division factor 0h = Divide by 3 (2-pole motor mechanical speed/3) 1h = Divide by 1 (2-pole motor mechanical speed) 2h = Divide by 2 (4-pole motor mechanical speed) 3h = Divide by 3 (6-pole motor mechanical speed) 4h = Divide by 4 (8-pole motor mechanical speed) 5h = Divide by 5 (10-pole motor mechanical speed) 6h = Divide by 6 (12-pole motor mechanical speed) 7h = Divide by 7 (14-pole motor mechanical speed) 8h = Divide by 8 (16-pole motor mechanical speed) 9h = Divide by 9 (18-pole motor mechanical speed) Ah = Divide by 10 (20-pole motor mechanical speed) Bh = Divide by 11 (22-pole motor mechanical speed) Ch = Divide by 12 (24-pole motor mechanical speed) Dh = Divide by 13 (26-pole motor mechanical speed) Eh = Divide by 14 (28-pole motor mechanical speed) Fh = Divide by 15 (30-pole motor mechanical speed)
24	FG_CONFIG	R/W	0h	FG output configuration 0h = FG active till speed drops below BEMF threshold defined by FG_BEMF_THR 1h = FG active as long as motor is driven

Table 6-16. CLOSED_LOOP2 Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
23-21	FG_BEMF_THR	R/W	0h	FG output BEMF threshold 0h = +/- 1mV 1h = +/- 2mV 2h = +/- 5mV 3h = +/- 10mV 4h = +/- 20mV 5h = +/- 30mV 6h = N/A 7h = N/A
20-18	MTR_STOP	R/W	0h	Motor stop method 0h = Hi-z 1h = Recirculation 2h = Low-side braking 3h = High-side braking 4h = Active spin down 5h = N/A 6h = N/A 7h = N/A
17-14	MTR_STOP_BRK_TIME	R/W	0h	Brake time during motor stop 0h = 1 ms 1h = 2 ms 2h = 5 ms 3h = 10 ms 4h = 15 ms 5h = 25 ms 6h = 50 ms 7h = 75 ms 8h = 100 ms 9h = 250 ms Ah = 500 ms Bh = 1000 ms Ch = 2500 ms Dh = 5000 ms Eh = 10000 ms Fh = 15000 ms
13-11	ACT_SPIN_BRK_THR	R/W	0h	Duty cycle threshold for motor stop using active spin down, low- and high-side braking 0h = Immediate 1h = 50 % 2h = 25 % 3h = 15 % 4h = 10 % 5h = 7.5 % 6h = 5 % 7h = 2.5 %
10-8	BRAKE_DUTY_THRESH OLD	R/W	0h	Duty cycle threshold for BRAKE pin based low-side braking 0h = Immediate 1h = 50 % 2h = 25 % 3h = 15 % 4h = 10 % 5h = 7.5 % 6h = 5 % 7h = 2.5 %
7	AVS_EN	R/W	0h	AVS enable 0h = Disable 1h = Enable

Table 6-16. CLOSED_LOOP2 Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
6-3	CBC_ILIMIT	R/W	0h	Cycle by Cycle (CBC) current limit (CBC current limit (A) = CBC_ILIMIT / CSA_GAIN) 0h = N/A 1h = 0.1 V 2h = 0.2 V 3h = 0.3 V 4h = 0.4 V 5h = 0.5 V 6h = 0.6 V 7h = 0.7 V 8h = 0.8 V 9h = 0.9 V Ah = 1 V Bh = 1.1 V Ch = 1.2 V Dh = 1.3 V Eh = 1.4 V Fh = 1.5 V
2-0	RESERVED	R	0h	Reserved

6.7.1.6 CLOSED_LOOP3 Register (Offset = 8Ah) [Reset = 14000000h]

CLOSED_LOOP3 is shown in [Figure 6-58](#) and described in [Table 6-17](#).

Return to the [Summary Table](#).

Register to configure close loop settings3

Figure 6-58. CLOSED_LOOP3 Register

31	30	29	28	27	26	25	24
PARITY	DYN_DGS_filt_Count		DYN_DGS_upper_LIM		DYN_DGS_lower_LIM		INTEG_CYCL_Thr_low
R/W-0h	R/W-0h		R/W-2h		R/W-2h		R/W-0h
23	22	21	20	19	18	17	16
INTEG_CYCL_Thr_low	INTEG_CYCL_Thr_high		INTEG_DUTY_Thr_low		INTEG_DUTY_Thr_high		BEMF_ThresHold2
R/W-0h	R/W-0h		R/W-0h		R/W-0h		R/W-0h
15	14	13	12	11	10	9	8
		BEMF_Threshold2				BEMF_Threshold1	
		R/W-0h				R/W-0h	
7	6	5	4	3	2	1	0
	BEMF_Threshold1		INTEG_ZC_ME_Thod		DEGAUSS_MAX_WIN		DYN_DEGAUS_S_en
	R/W-0h		R/W-0h		R/W-0h		R/W-0h

Table 6-17. CLOSED_LOOP3 Register Field Descriptions

Bit	Field	Type	Reset	Description
31	PARITY	R/W	0h	Parity bit
30-29	DYN_DGS_filt_Count	R/W	0h	Number of samples needed for dynamic degauss check 0h = 2 1h = 3 2h = 4 3h = 5
28-27	DYN_DGS_upper_LIM	R/W	2h	Dynamic degauss voltage upper bound 0h = (VM - 0.09) V 1h = (VM - 0.12) V 2h = (VM - 0.15) V 3h = (VM - 0.18) V
26-25	DYN_DGS_lower_LIM	R/W	2h	Dynamic degauss voltage lower bound 0h = 0.03 V 1h = 0.06 V 2h = 0.09 V 3h = 0.12 V
24-23	INTEG_CYCL_Thr_low	R/W	0h	Number of BEMF samples per 30° below which commutation method switches from integration to ZC 0h = 3 1h = 4 2h = 6 3h = 8
22-21	INTEG_CYCL_Thr_high	R/W	0h	Number of BEMF samples per 30° above which commutation method switches from ZC to integration 0h = 4 1h = 6 2h = 8 3h = 10

Table 6-17. CLOSED_LOOP3 Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
20-19	INTEG_DUTY_THR_LOW	R/W	0h	Duty cycle below which commutation method switches from integration to ZC 0h = 12 % 1h = 15 % 2h = 18 % 3h = 20 %
18-17	INTEG_DUTY_THR_HIG H	R/W	0h	Duty cycle above which commutation method switches from ZC to integration 0h = 12 % 1h = 15 % 2h = 18 % 3h = 20 %

Table 6-17. CLOSED_LOOP3 Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
16-11	BEMF_THRESHOLD2	R/W	0h	BEMF threshold for integration based commutation during falling floating phase voltage 0h = 0 1h = 25 2h = 50 3h = 75 4h = 100 5h = 125 6h = 150 7h = 175 8h = 200 9h = 225 Ah = 250 Bh = 275 Ch = 300 Dh = 325 Eh = 350 Fh = 375 10h = 400 11h = 425 12h = 450 13h = 475 14h = 500 15h = 525 16h = 550 17h = 575 18h = 600 19h = 625 1Ah = 650 1Bh = 675 1Ch = 700 1Dh = 725 1Eh = 750 1Fh = 775 20h = 800 21h = 850 22h = 900 23h = 950 24h = 1000 25h = 1050 26h = 1100 27h = 1150 28h = 1200 29h = 1250 2Ah = 1300 2Bh = 1350 2Ch = 1400 2Dh = 1450 2Eh = 1500 2Fh = 1550 30h = 1600 31h = 1700 32h = 1800 33h = 1900 34h = 2000 35h = 2100 36h = 2200 37h = 2300 38h = 2400 39h = 2600 3Ah = 2800 3Bh = 3000 3Ch = 3200 3Dh = 3400 3Eh = 3600

Table 6-17. CLOSED_LOOP3 Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
				3Fh = 3800

Table 6-17. CLOSED_LOOP3 Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
10-5	BEMF_THRESHOLD1	R/W	0h	BEMF threshold for integration based commutation during rising floating phase voltage 0h = 0 1h = 25 2h = 50 3h = 75 4h = 100 5h = 125 6h = 150 7h = 175 8h = 200 9h = 225 Ah = 250 Bh = 275 Ch = 300 Dh = 325 Eh = 350 Fh = 375 10h = 400 11h = 425 12h = 450 13h = 475 14h = 500 15h = 525 16h = 550 17h = 575 18h = 600 19h = 625 1Ah = 650 1Bh = 675 1Ch = 700 1Dh = 725 1Eh = 750 1Fh = 775 20h = 800 21h = 850 22h = 900 23h = 950 24h = 1000 25h = 1050 26h = 1100 27h = 1150 28h = 1200 29h = 1250 2Ah = 1300 2Bh = 1350 2Ch = 1400 2Dh = 1450 2Eh = 1500 2Fh = 1550 30h = 1600 31h = 1700 32h = 1800 33h = 1900 34h = 2000 35h = 2100 36h = 2200 37h = 2300 38h = 2400 39h = 2600 3Ah = 2800 3Bh = 3000 3Ch = 3200 3Dh = 3400 3Eh = 3600

Table 6-17. CLOSED_LOOP3 Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
				3Fh = 3800
4	INTEG_ZC_METHOD	R/W	0h	Commutation method select 0h = ZC based 1h = Integration based
3-1	DEGAUSS_MAX_WIN	R/W	0h	Maximum degauss window 0h = 22.5° 1h = 10° 2h = 15° 3h = 18° 4h = 30° 5h = 37.5° 6h = 45° 7h = 60°
0	DYN_DEGAUSS_EN	R/W	0h	Dynamic degauss detection 0h = Disable 1h = Enable

6.7.1.7 CLOSED_LOOP4 Register (Offset = 8Ch) [Reset = 00000000h]

CLOSED_LOOP4 is shown in [Figure 6-59](#) and described in [Table 6-18](#).

Return to the [Summary Table](#).

Register to configure close loop settings4

Figure 6-59. CLOSED_LOOP4 Register

31	30	29	28	27	26	25	24
PARITY	RESERVED						
R/W-0h	R-0h						
23	22	21	20	19	18	17	16
RESERVED			WCOMP_BLAN K_EN	FAST_DEC_DUTY_WIN			
R-0h				R/W-0h			R/W-0h
15	14	13	12	11	10	9	8
FAST_DEC_DUTY_THR			DYN_BRK_CURR_LOW_LIM				DYNAMIC_BRK _CURR
R/W-0h				R/W-0h			R/W-0h
7	6	5	4	3	2	1	0
FAST_DECEL_EN	FAST_DECEL_CURR_LIM				FAST_BRK_DELTA		
R/W-0h				R/W-0h			

Table 6-18. CLOSED_LOOP4 Register Field Descriptions

Bit	Field	Type	Reset	Description
31	PARITY	R/W	0h	Parity bit
30-20	RESERVED	R	0h	Reserved
19	WCOMP_BLANK_EN	R/W	0h	Enable WCOMP blanking during fast deceleration 0h = Disable 1h = Enable
18-16	FAST_DEC_DUTY_WIN	R/W	0h	Fast deceleration duty window 0h = 0 % 1h = 2.5 % 2h = 5 % 3h = 7.5 % 4h = 10 % 5h = 15 % 6h = 20 % 7h = 25 %
15-13	FAST_DEC_DUTY_THR	R/W	0h	Fast deceleration duty threshold 0h = 100 % 1h = 95 % 2h = 90 % 3h = 85 % 4h = 80 % 5h = 75 % 6h = 70 % 7h = 65 %

Table 6-18. CLOSED_LOOP4 Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
12-9	DYN_BRK_CURR_LOW_LIM	R/W	0h	Fast deceleration dynamic current limit lower threshold (Deceleration current lower threshold (A) = DYN_BRK_CURR_LOW_LIM / CSA_GAIN) 0h = N/A 1h = 0.1V 2h = 0.2 V 3h = 0.3 V 4h = 0.4 V 5h = 0.5 V 6h = 0.6 V 7h = 0.7 V 8h = 0.8 V 9h = 0.9 V Ah = 1 V Bh = 1.1 V Ch = 1.2 V Dh = 1.3 V Eh = 1.4 V Fh = 1.5 V
8	DYNAMIC_BRK_CURR	R/W	0h	Enable dynamic decrease in current limit during fast deceleration 0h = Disable 1h = Enable
7	FAST_DECEL_EN	R/W	0h	Fast deceleration enable 0h = Disable 1h = Enable
6-3	FAST_DECEL_CURR_LIM	R/W	0h	Deceleration current threshold (Fast Deceleration current limit upper threshold (A) = FAST_DECEL_CURR_LIM / CSA_GAIN) 0h = N/A 1h = 0.1V 2h = 0.2 V 3h = 0.3 V 4h = 0.4 V 5h = 0.5 V 6h = 0.6 V 7h = 0.7 V 8h = 0.8 V 9h = 0.9 V Ah = 1 V Bh = 1.1 V Ch = 1.2 V Dh = 1.3 V Eh = 1.4 V Fh = 1.5 V
2-0	FAST_BRK_DELTA	R/W	0h	Fast deceleration exit speed delta 0h = 0.5 % 1h = 1 % 2h = 1.5 % 3h = 2 % 4h = 2.5 % 5h = 3 % 6h = 4 % 7h = 5 %

6.7.1.8 CONST_SPEED Register (Offset = 8Eh) [Reset = 00000000h]

CONST_SPEED is shown in [Figure 6-60](#) and described in [Table 6-19](#).

Return to the [Summary Table](#).

Register to configure Constant speed mode settings

Figure 6-60. CONST_SPEED Register

31	30	29	28	27	26	25	24
PARITY	RESERVED	SPD_POWER_KP					
R/W-0h	R-0h	R/W-0h					
23	22	21	20	19	18	17	16
SPD_POWER_KP				SPD_POWER_KI			
R/W-0h				R/W-0h			
15	14	13	12	11	10	9	8
SPD_POWER_KI				R/W-0h			
7	6	5	4	3	2	1	0
SPD_POWER_V_MAX			SPD_POWER_V_MIN			CLOSED_LOOP_MODE	
R/W-0h			R/W-0h			R/W-0h	

Table 6-19. CONST_SPEED Register Field Descriptions

Bit	Field	Type	Reset	Description
31	PARITY	R/W	0h	Parity bit
30	RESERVED	R	0h	Reserved
29-20	SPD_POWER_KP	R/W	0h	Speed/ Power loop Kp (Kp = SPD_LOOP_KP / 10000)
19-8	SPD_POWER_KI	R/W	0h	Speed/ Power loop Ki (Ki = SPD_LOOP_KI / 1000000)
7-5	SPD_POWER_V_MAX	R/W	0h	Upper saturation limit for speed/ power loop 0h = 100 % 1h = 95 % 2h = 90 % 3h = 85 % 4h = 80 % 5h = 75 % 6h = 70 % 7h = 65 %
4-2	SPD_POWER_V_MIN	R/W	0h	Lower saturation limit for speed/power loop 0h = 0 % 1h = 2.5 % 2h = 5 % 3h = 7.5 % 4h = 10 % 5h = 15 % 6h = 20 % 7h = 25 %
1-0	CLOSED_LOOP_MODE	R/W	0h	Closed loop mode 0h = Disabled 1h = Speed Loop 2h = Power Loop 3h = Reserved

6.7.1.9 CONST_PWR Register (Offset = 90h) [Reset = 00000000h]

CONST_PWR is shown in [Figure 6-61](#) and described in [Table 6-20](#).

Return to the [Summary Table](#).

Register to configure Constant power mode settings

Figure 6-61. CONST_PWR Register

31	30	29	28	27	26	25	24
PARITY				MAX_SPEED			
R/W-0h				R/W-0h			
23	22	21	20	19	18	17	16
			MAX_SPEED				
			R/W-0h				
15	14	13	12	11	10	9	8
MAX_SPEED	DEADTIME_CO MP_EN			MAX_POWER			
R/W-0h	R/W-0h			R/W-0h			
7	6	5	4	3	2	1	0
	MAX_POWER			CONST_POWER_LIMIT_HYST		CONST_POWER_MODE	
	R/W-0h			R/W-0h		R/W-0h	

Table 6-20. CONST_PWR Register Field Descriptions

Bit	Field	Type	Reset	Description
31	PARITY	R/W	0h	Parity bit
30-15	MAX_SPEED	R/W	0h	Maximum Speed (Maximum Speed (Hz) = MAX_SPEED / 16)
14	DEADTIME_COMP_EN	R/W	0h	Enable dead time compensation 0h = Disable 1h = Enable
13-4	MAX_POWER	R/W	0h	Maximum power (Maximum power (W) = MAX_POWER / 4)
3-2	CONST_POWER_LIMIT_HYST	R/W	0h	Hysteresis for input power regulation 0h = 5 % 1h = 7.5 % 2h = 10 % 3h = 12.5 %
1-0	CONST_POWER_MODE	R/W	0h	Input power regulation mode 0h = Disabled 1h = Closed Loop Power Control 2h = Power Limit Control 3h = Reserved

6.7.1.10 150_DEG_TWO_PH_PROFILE Register (Offset = 96h) [Reset = 00000000h]

150_DEG_TWO_PH_PROFILE is shown in Figure 6-62 and described in Table 6-21.

Return to the [Summary Table](#).

Register to configure 150 degree modulation TWO phase duty

Figure 6-62. 150_DEG_TWO_PH_PROFILE Register

31	30	29	28	27	26	25	24
PARITY	TWOPH_STEP0			TWOPH_STEP1			TWOPH_STEP2
R/W-0h	R/W-0h			R/W-0h			R/W-0h
23	22	21	20	19	18	17	16
TWOPH_STEP2	TWOPH_STEP3			TWOPH_STEP4			
R/W-0h	R/W-0h			R/W-0h			
15	14	13	12	11	10	9	8
TWOPH_STEP5			TWOPH_STEP6			TWOPH_STEP7	
R/W-0h			R/W-0h			R/W-0h	
7	6	5	4	3	2	1	0
TWOPH_STEP7	RESERVED						
R/W-0h							

Table 6-21. 150_DEG_TWO_PH_PROFILE Register Field Descriptions

Bit	Field	Type	Reset	Description
31	PARITY	R/W	0h	Parity bit
30-28	TWOPH_STEP0	R/W	0h	150° modulation , Two ph. - step duty - 0 0h = 0% 1h = 50 % 2h = 75 % 3h = 83.75 % 4h = 87.5 % 5h = 93.75 % 6h = 97.5 % 7h = 99 %
27-25	TWOPH_STEP1	R/W	0h	150° modulation , Two ph. - step duty - 1 0h = 0% 1h = 50 % 2h = 75 % 3h = 83.75 % 4h = 87.5 % 5h = 93.75 % 6h = 97.5 % 7h = 99 %
24-22	TWOPH_STEP2	R/W	0h	150° modulation, Two ph. - step duty - 2 0h = 0% 1h = 50 % 2h = 75 % 3h = 83.75 % 4h = 87.5 % 5h = 93.75 % 6h = 97.5 % 7h = 99 %

Table 6-21. 150_DEG_TWO_PH_PROFILE Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
21-19	TWOPH_STEP3	R/W	0h	150° modulation, Two ph. - step duty - 3 0h = 0% 1h = 50 % 2h = 75 % 3h = 83.75 % 4h = 87.5 % 5h = 93.75 % 6h = 97.5 % 7h = 99 %
18-16	TWOPH_STEP4	R/W	0h	150° modulation, Two ph. - step duty - 4 0h = 0% 1h = 50 % 2h = 75 % 3h = 83.75 % 4h = 87.5 % 5h = 93.75 % 6h = 97.5 % 7h = 99 %
15-13	TWOPH_STEP5	R/W	0h	150° modulation, Two ph. - step duty - 5 0h = 0% 1h = 50 % 2h = 75 % 3h = 83.75 % 4h = 87.5 % 5h = 93.75 % 6h = 97.5 % 7h = 99 %
12-10	TWOPH_STEP6	R/W	0h	150° modulation, Two ph. - step duty - 6 0h = 0% 1h = 50 % 2h = 75 % 3h = 83.75 % 4h = 87.5 % 5h = 93.75 % 6h = 97.5 % 7h = 99 %
9-7	TWOPH_STEP7	R/W	0h	150° modulation, Two ph. - step duty - 7 0h = 0% 1h = 50 % 2h = 75 % 3h = 83.75 % 4h = 87.5 % 5h = 93.75 % 6h = 97.5 % 7h = 99 %
6-0	RESERVED	R	0h	Reserved

6.7.1.11 150_DEG_THREE_PH_PROFILE Register (Offset = 98h) [Reset = 00000000h]

150_DEG_THREE_PH_PROFILE is shown in [Figure 6-63](#) and described in [Table 6-22](#).

Return to the [Summary Table](#).

Register to configure 150 degree modulation Three phase duty

Figure 6-63. 150_DEG_THREE_PH_PROFILE Register

31	30	29	28	27	26	25	24
PARITY	THREEPH_STEP0			THREEPH_STEP1			THREEPH_STEP2
R/W-0h	R/W-0h			R/W-0h			R/W-0h
23	22	21	20	19	18	17	16
THREEPH_STEP2	THREEPH_STEP3			THREEPH_STEP4			
R/W-0h	R/W-0h			R/W-0h			
15	14	13	12	11	10	9	8
THREEPH_STEP5	THREEPH_STEP6			THREEPH_STEP7			
R/W-0h	R/W-0h			R/W-0h			
7	6	5	4	3	2	1	0
THREEPH_STEP7	LEAD_ANGLE_150DEG_ADV			RESERVED			
R/W-0h	R/W-0h			R-0h			

Table 6-22. 150_DEG_THREE_PH_PROFILE Register Field Descriptions

Bit	Field	Type	Reset	Description
31	PARITY	R/W	0h	Parity bit
30-28	THREEPH_STEP0	R/W	0h	150° modulation, Three ph. - step duty - 0 0h = 0% 1h = 50 % 2h = 75 % 3h = 83.75 % 4h = 87.5 % 5h = 93.75 % 6h = 97.5 % 7h = 99 %
27-25	THREEPH_STEP1	R/W	0h	150° modulation, Three ph. - step duty - 1 0h = 0% 1h = 50 % 2h = 75 % 3h = 83.75 % 4h = 87.5 % 5h = 93.75 % 6h = 97.5 % 7h = 99 %
24-22	THREEPH_STEP2	R/W	0h	150° modulation, Three ph. - step duty - 2 0h = 0% 1h = 50 % 2h = 75 % 3h = 83.75 % 4h = 87.5 % 5h = 93.75 % 6h = 97.5 % 7h = 99 %

Table 6-22. 150_DEG_THREE_PH_PROFILE Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
21-19	THREEPH_STEP3	R/W	0h	150° modulation, Three ph. - step duty - 3 0h = 0% 1h = 50 % 2h = 75 % 3h = 83.75 % 4h = 87.5 % 5h = 93.75 % 6h = 97.5 % 7h = 99 %
18-16	THREEPH_STEP4	R/W	0h	150° modulation, Three ph. - step duty - 4 0h = 0.0 % 1h = 0.5 % 2h = 0.75 % 3h = 0.8375 % 4h = 0.875 % 5h = 0.9375 % 6h = 0.975 % 7h = 0.99 %
15-13	THREEPH_STEP5	R/W	0h	150° modulation, Three ph. - step duty - 5 0h = 0% 1h = 50 % 2h = 75 % 3h = 83.75 % 4h = 87.5 % 5h = 93.75 % 6h = 97.5 % 7h = 99 %
12-10	THREEPH_STEP6	R/W	0h	150° modulation, Three ph. - step duty - 6 0h = 0% 1h = 50 % 2h = 75 % 3h = 83.75 % 4h = 87.5 % 5h = 93.75 % 6h = 97.5 % 7h = 99 %
9-7	THREEPH_STEP7	R/W	0h	150° modulation, Three ph. - step duty - 7 0h = 0% 1h = 50 % 2h = 75 % 3h = 83.75 % 4h = 87.5 % 5h = 93.75 % 6h = 97.5 % 7h = 99 %
6-5	LEAD_ANGLE_150DEG_ADV	R/W	0h	Angle advance for 150° modulation 0h = 0° 1h = 5° 2h = 10° 3h = 15°
4-0	RESERVED	R	0h	Reserved

6.7.1.12 TRAP_CONFIG1 Register (Offset = 9Ah) [Reset = 00000000h]

TRAP_CONFIG1 is shown in [Figure 6-64](#) and described in [Table 6-23](#).

Return to the [Summary Table](#).

Register to configure internal Algorithm Variables

Figure 6-64. TRAP_CONFIG1 Register

31	30	29	28	27	26	25	24
PARITY	RESERVED		RESERVED		RESERVED		RESERVED
R/W-0h	R-0h		R-0h		R-0h		R-0h
23	22	21	20	19	18	17	16
OL_HANDOFF_CYCLES		RESERVED		AVS_NEG_CURR_LIMIT			
R/W-0h		R-0h		R/W-0h			
15	14	13	12	11	10	9	8
AVS_LIMIT_HYST		ISD_BEMF_THR		ISD_CYCLE_THR			
R/W-0h		R/W-0h		R/W-0h			
7	6	5	4	3	2	1	0
ISD_CYCLE_THR	RESERVED	RESERVED		ZC_ANGLE_OL_THR	FAST_STARTUP_DIV_FACTOR		
R/W-0h	R-0h	R-0h		R/W-0h	R/W-0h		

Table 6-23. TRAP_CONFIG1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31	PARITY	R/W	0h	Parity bit
30-29	RESERVED	R	0h	Reserved
28-26	RESERVED	R	0h	Reserved
25-24	RESERVED	R	0h	Reserved
23-22	OL_HANDOFF_CYCLES	R/W	0h	Open loop handoff cycles 0h = 3 1h = 6 2h = 12 3h = 24
21-19	RESERVED	R	0h	Reserved
18-16	AVS_NEG_CURR_LIMIT	R/W	0h	AVS negative current limit (AVS negative current limit (A) = (AVS_NEG_CURRENT_LIMIT * 3 / 4095) / CSA_GAIN) 0h = 0 1h = -40 2h = -30 3h = -20 4h = -10 5h = 10 6h = 20 7h = 30
15	AVS_LIMIT_HYST	R/W	0h	AVS current hysteresis (AVS positive current limit (A) = ((AVS_LIMIT_HYST + AVS_NEG_CURR_LIMIT) * 3 / 4095) / CSA_GAIN) 0h = 20 1h = 10

Table 6-23. TRAP_CONFIG1 Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
14-10	ISD_BEMF_THR	R/W	0h	ISD BEMF threshold (ISD BEMF threshold = 200 * ISD_BEMF_THR) 0h = 0 1h = 200 2h = 400 3h = 600 4h = 800 5h = 1000 6h = 1200 7h = 1400 8h = 1600 9h = 1800 Ah = 2000 Bh = 2200 Ch = 2400 Dh = 2600 Eh = 2800 Fh = 3000 10h = 3200 11h = 3400 12h = 3600 13h = 3800 14h = 4000 15h = 4200 16h = 4400 17h = 4600 18h = 4800 19h = 5000 1Ah = 5200 1Bh = 5400 1Ch = 5600 1Dh = 5800 1Eh = 6000 1Fh = 6200
9-7	ISD_CYCLE_THR	R/W	0h	ISD cycle threshold 0h = 2, 1h = 5, 2h = 8, 3h = 11, 4h = 14, 5h = 17, 6h = 20, 7h = 23
6	RESERVED	R	0h	Reserved
5-4	RESERVED	R	0h	Reserved
3-2	ZC_ANGLE_OL_THR	R/W	0h	Angle above which the ZC detection is done during OL 0h = 5° 1h = 8° 2h = 12° 3h = 15°
1-0	FAST_STARTUP_DIV_FA CTOR	R/W	0h	Dynamic A1, A2 change rate 0h = 1 1h = 2 2h = 4 3h = 8

6.7.1.13 TRAP_CONFIG2 Register (Offset = 9Ch) [Reset = 00200000h]

TRAP_CONFIG2 is shown in [Figure 6-65](#) and described in [Table 6-24](#).

Return to the [Summary Table](#).

Register to configure internal Algorithm Variables

Figure 6-65. TRAP_CONFIG2 Register

31	30	29	28	27	26	25	24
PARITY		TBLANK			TPWDTH		
R/W-0h		R/W-0h			R/W-0h		
23	22	21	20	19	18	17	16
RESERVED	RESERVED	RESERVED		ALIGN_DUTY		RESERVED	
R-0h	R-0h	R-0h		R/W-0h		R-0h	
15	14	13	12	11	10	9	8
RESERVED							
R-0h							
7	6	5	4	3	2	1	0
RESERVED							
R-0h							

Table 6-24. TRAP_CONFIG2 Register Field Descriptions

Bit	Field	Type	Reset	Description
31	PARITY	R/W	0h	Parity bit
30-27	TBLANK	R/W	0h	Blanking time after PWM edge 0h = 0 µs 1h = 1 µs 2h = 2 µs 3h = 3 µs 4h = 4 µs 5h = 5 µs 6h = 6 µs 7h = 7 µs 8h = 8 µs 9h = 9 µs Ah = 10 µs Bh = 11 µs Ch = 12 µs Dh = 13 µs Eh = 14 µs Fh = 15 µs
26-24	TPWDTH	R/W	0h	Comparator deglitch time 0h = 0 µs 1h = 1 µs 2h = 2 µs 3h = 3 µs 4h = 4 µs 5h = 5 µs 6h = 6 µs 7h = 7 µs
23	RESERVED	R	0h	Reserved
22	RESERVED	R	0h	Reserved
21	RESERVED	R	0h	Reserved

Table 6-24. TRAP_CONFIG2 Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
20-18	ALIGN_DUTY	R/W	0h	Duty cycle limit during align 0h = 10 % 1h = 15 % 2h = 20 % 3h = 25 % 4h = 30 % 5h = 40 % 6h = 50 % 7h = 100 %
17-0	RESERVED	R	0h	Reserved

6.7.2 Fault_Configuration Registers

Table 6-25 lists the memory-mapped registers for the Fault_Configuration registers. All register offset addresses not listed in Table 6-25 should be considered as reserved locations and the register contents should not be modified.

Table 6-25. FAULT_CONFIGURATION Registers

Offset	Acronym	Register Name	Section
92h	FAULT_CONFIG1	Fault configuration 1	Section 6.7.2.1
94h	FAULT_CONFIG2	Fault configuration 2	Section 6.7.2.2

Complex bit access types are encoded to fit into small table cells. Table 6-26 shows the codes that are used for access types in this section.

Table 6-26. Fault_Configuration Access Type Codes

Access Type	Code	Description
Read Type		
R	R	Read
Write Type		
W	W	Write
Reset or Default Value		
-n		Value after reset or the default value

6.7.2.1 FAULT_CONFIG1 Register (Offset = 92h) [Reset = 00000000h]

FAULT_CONFIG1 is shown in [Figure 6-66](#) and described in [Table 6-27](#).

Return to the [Summary Table](#).

Register to configure fault settings1

Figure 6-66. FAULT_CONFIG1 Register

31	30	29	28	27	26	25	24
PARITY	RESERVED		NO_MTR_DEG_TIME		CBC_ILIMIT_MODE		
R/W-0h	R-0h		R/W-0h		R/W-0h		
23	22	21	20	19	18	17	16
CBC_ILIMIT_MODE		LOCK_ILIMIT			LOCK_ILIMIT_MODE		
R/W-0h		R/W-0h			R/W-0h		
15	14	13	12	11	10	9	8
LOCK_ILIMIT_MODE		LOCK_ILIMIT_DEG			CBC_RETRY_PWM_CYC		
R/W-0h		R/W-0h			R/W-0h		
7	6	5	4	3	2	1	0
RESERVED		MTR_LCK_MODE			LCK_RETRY		
R-0h		R/W-0h			R/W-0h		

Table 6-27. FAULT_CONFIG1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31	PARITY	R/W	0h	Parity bit
30	RESERVED	R	0h	Reserved
29-27	NO_MTR_DEG_TIME	R/W	0h	No motor detect deglitch time 0h = 1 ms 1h = 10 ms 2h = 25 ms 3h = 50 ms 4h = 100 ms 5h = 250 ms 6h = 500 ms 7h = 1000 ms

Table 6-27. FAULT_CONFIG1 Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
26-23	CBC_ILIMIT_MODE	R/W	0h	Cycle by cycle current limit 0h = Automatic recovery next PWM cycle; nFAULT active; driver is in recirculation mode 1h = Automatic recovery next PWM cycle; nFAULT inactive; driver is in recirculation mode 2h = Automatic recovery if VSOX < ILIMIT; nFAULT active; driver is in recirculation mode (Only available with high-side modulation) 3h = Automatic recovery if VSOX < ILIMIT; nFAULT inactive; driver is in recirculation mode (Only available with high-side modulation) 4h = Automatic recovery after CBC_RETRY_PWM_CYC; nFAULT active; driver is in recirculation mode 5h = Automatic recovery after CBC_RETRY_PWM_CYC; nFAULT inactive; driver is in recirculation mode 6h = VSOX > ILIMIT is report only but no action is taken 7h = Cycle by Cycle limit is disabled 8h = Cycle by Cycle limit is disabled 9h = Cycle by Cycle limit is disabled Ah = Cycle by Cycle limit is disabled Bh = Cycle by Cycle limit is disabled Ch = Cycle by Cycle limit is disabled Dh = Cycle by Cycle limit is disabled Eh = Cycle by Cycle limit is disabled Fh = Cycle by Cycle limit is disabled
22-19	LOCK_ILIMIT	R/W	0h	Lock detection current limit (Lock detection current limit (A) = LOCK_ILIMIT / CSA_GAIN) 0h = N/A 1h = 0.1 V 2h = 0.2 V 3h = 0.3 V 4h = 0.4 V 5h = 0.5 V 6h = 0.6 V 7h = 0.7 V 8h = 0.8 V 9h = 0.9 V Ah = 1 V Bh = 1.1 V Ch = 1.2 V Dh = 1.3 V Eh = 1.4 V Fh = 1.5 V

Table 6-27. FAULT_CONFIG1 Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
18-15	LOCK_ILIMIT_MODE	R/W	0h	Lock detection current limit mode 0h = Ilimit lock detection causes latched fault; nFAULT active; Gate driver is tristated 1h = Ilimit lock detection causes latched fault; nFAULT active; Gate driver is in recirculation mode 2h = Ilimit lock detection causes latched fault; nFAULT active; Gate driver is in high-side brake mode (All high-side FETs are turned ON) 3h = Ilimit lock detection causes latched fault; nFAULT active; Gate driver is in low-side brake mode (All low-side FETs are turned ON) 4h = Automatic recovery after tLCK_RETRY; Gate driver is tristated 5h = Automatic recovery after tLCK_RETRY; Gate driver is in recirculation mode 6h = Automatic recovery after tLCK_RETRY; Gate driver is in high-side brake mode (All high-side FETs are turned ON) 7h = Automatic recovery after tLCK_RETRY; Gate driver is in low-side brake mode (All low-side FETs are turned ON) 8h = Ilimit lock detection is in report only but no action is taken 9h = Ilimit lock detection is disabled Ah = Ilimit lock detection is disabled Bh = Ilimit lock detection is disabled Ch = Ilimit lock detection is disabled Dh = Ilimit lock detection is disabled Eh = Ilimit lock detection is disabled Fh = Ilimit lock detection is disabled
14-11	LOCK_ILIMIT_DEG	R/W	0h	Lock detection current limit deglitch time 0h = 1 ms 1h = 2 ms 2h = 5 ms 3h = 10 ms 4h = 25 ms 5h = 50 ms 6h = 75 ms 7h = 100 ms 8h = 250 ms 9h = 500 ms Ah = 1 s Bh = 2.5 s Ch = 5 s Dh = 10 s Eh = 25 s Fh = 50 s
10-8	CBC_RETRY_PWM_CYC	R/W	0h	Number of PWM cycles for CBC current limit to retry 0h = 0 1h = 1 2h = 2 3h = 3 4h = 4 5h = 5 6h = 6 7h = 7
7	RESERVED	R	0h	Reserved

Table 6-27. FAULT_CONFIG1 Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
6-3	MTR_LCK_MODE	R/W	0h	<p>Motor lock mode</p> <p>0h = Motor lock detection causes latched fault; nFAULT active; Gate driver is tristated</p> <p>1h = Motor lock detection causes latched fault; nFAULT active; Gate driver is in recirculation mode</p> <p>2h = Motor lock detection causes latched fault; nFAULT active; Gate driver is in high-side brake mode (All high-side FETs are turned ON)</p> <p>3h = Motor lock detection causes latched fault; nFAULT active; Gate driver is in low-side brake mode (All low-side FETs are turned ON)</p> <p>4h = Automatic recovery after tLCK_RETRY; Gate driver is tristated</p> <p>5h = Automatic recovery after tLCK_RETRY; Gate driver is in recirculation mode</p> <p>6h = Automatic recovery after tLCK_RETRY; Gate driver is in high-side brake mode (All high-side FETs are turned ON)</p> <p>7h = Automatic recovery after tLCK_RETRY; Gate driver is in low-side brake mode (All low-side FETs are turned ON)</p> <p>8h = Motor lock detection is in report only but no action is taken</p> <p>9h = Motor lock detection is disabled</p> <p>Bh = Motor lock detection is disabled</p> <p>Ch = Motor lock detection is disabled</p> <p>Dh = Motor lock detection is disabled</p> <p>Eh = Motor lock detection is disabled</p> <p>Fh = Motor lock detection is disabled</p>
2-0	LCK_RETRY	R/W	0h	<p>Lock retry time</p> <p>0h = 100 ms</p> <p>1h = 500 ms</p> <p>2h = 1000 ms</p> <p>3h = 2000 ms</p> <p>4h = 3000 ms</p> <p>5h = 5000 ms</p> <p>6h = 7500 ms</p> <p>7h = 10000 ms</p>

6.7.2.2 FAULT_CONFIG2 Register (Offset = 94h) [Reset = 00000000h]

FAULT_CONFIG2 is shown in [Figure 6-67](#) and described in [Table 6-28](#).

Return to the [Summary Table](#).

Register to configure fault settings2

Figure 6-67. FAULT_CONFIG2 Register

31	30	29	28	27	26	25	24
PARITY	LOCK1_EN	LOCK2_EN	LOCK3_EN		LOCK_ABN_SPEED		
R/W-0h	R/W-0h	R/W-0h	R/W-0h		R/W-0h		
23	22	21	20	19	18	17	16
LOSS_SYNC_TIMES			NO_MTR_THR			MAX_VM_MOD_E	MAX_VM_MOTOR
R/W-0h				R/W-0h		R/W-0h	R/W-0h
15	14	13	12	11	10	9	8
MAX_VM_MOTOR		MIN_VM_MOD_E	MIN_VM_MOTOR			AUTO_RETRY_TIMES	
R/W-0h		R/W-0h		R/W-0h		R/W-0h	
7	6	5	4	3	2	1	0
AUTO_RETRY_TIMES		LOCK_MIN_SPEED			ABN_LOCK_SPD_RATIO	ZERO_DUTY_THR	
R/W-0h		R/W-0h		R/W-0h		R/W-0h	

Table 6-28. FAULT_CONFIG2 Register Field Descriptions

Bit	Field	Type	Reset	Description
31	PARITY	R/W	0h	Parity bit
30	LOCK1_EN	R/W	0h	Lock 1 (Abnormal Speed) Enable 0h = Disable 1h = Enable
29	LOCK2_EN	R/W	0h	Lock 2 (Loss of Sync) Enable 0h = Disable 1h = Enable
28	LOCK3_EN	R/W	0h	Lock 3 (No Motor) Enable 0h = Disable 1h = Enable
27-24	LOCK_ABN_SPEED	R/W	0h	Abnormal speed lock threshold 0h = 250 Hz 1h = 500 Hz 2h = 750 Hz 3h = 1000 Hz 4h = 1250 Hz 5h = 1500 Hz 6h = 1750 Hz 7h = 2000 Hz 8h = 2250 Hz 9h = 2500 Hz Ah = 2750 Hz Bh = 3000 Hz Ch = 3250 Hz Dh = 3500 Hz Eh = 3750 Hz Fh = 4000 Hz

Table 6-28. FAULT_CONFIG2 Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
23-21	LOSS_SYNC_TIMES	R/W	0h	Number of times sync lost for loss of sync lock fault 0h = Trigger after losing sync 2 times 1h = Trigger after losing sync 3 times 2h = Trigger after losing sync 4 times 3h = Trigger after losing sync 5 times 4h = Trigger after losing sync 6 times 5h = Trigger after losing sync 7 times 6h = Trigger after losing sync 8 times 7h = Trigger after losing sync 9 times
20-18	NO_MTR_THR	R/W	0h	No motor lock current threshold (No motor lock current threshold (A) = NO_MTR_THR / CSA_GAIN) 0h = 0.005 V 1h = 0.0075 V 2h = 0.010 V 3h = 0.0125 V 4h = 0.020 V 5h = 0.025 V 6h = 0.030 V 7h = 0.04 V
17	MAX_VM_MODE	R/W	0h	0h = Latch on Overvoltage 1h = Automatic clear if voltage in bounds
16-14	MAX_VM_MOTOR	R/W	0h	Maximum voltage for running motor 0h = No Limit 1h = 20.0 V 2h = 25.0 V 3h = 30.0 V 4h = 35.0 V 5h = 40.0 V 6h = 50.0 V 7h = 60.0 V
13	MIN_VM_MODE	R/W	0h	0h = Latch on Undervoltage 1h = Automatic clear if voltage in bounds
12-10	MIN_VM_MOTOR	R/W	0h	Minimum voltage for running motor 0h = No Limit 1h = 6.0 V 2h = 7.0 V 3h = 8.0 V 4h = 9.0 V 5h = 10.0 V 6h = 12.0 V 7h = 15.0 V
9-7	AUTO_RETRY_TIMES	R/W	0h	Number of automatic retry attempts 0h = No Limit 1h = 2 2h = 3 3h = 5 4h = 7 5h = 10 6h = 15 7h = 20
6-4	LOCK_MIN_SPEED	R/W	0h	Speed below which lock fault is triggered 0h = 0.5 Hz 1h = 1 Hz 2h = 2 Hz 3h = 3 Hz 4h = 5 Hz 5h = 10 Hz 6h = 15 Hz 7h = 25 Hz

Table 6-28. FAULT_CONFIG2 Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
3-2	ABN_LOCK_SPD_RATIO	R/W	0h	Ratio of electrical speed between two consecutive cycles above which abnormal speed lock fault is triggered 0h = 2 1h = 4 2h = 6 3h = 8
1-0	ZERO_DUTY_THR	R/W	0h	Duty cycle below which target speed is zero 0h = 1% 1h = 1.5% 2h = 2.0% 3h = 2.5%

6.7.3 Hardware_Configuration Registers

Table 6-29 lists the memory-mapped registers for the Hardware_Configuration registers. All register offset addresses not listed in Table 6-29 should be considered as reserved locations and the register contents should not be modified.

Table 6-29. HARDWARE_CONFIGURATION Registers

Offset	Acronym	Register Name	Section
A4h	PIN_CONFIG1	Hardware pin configuration	Section 6.7.3.1
A6h	PIN_CONFIG2	Hardware pin configuration	Section 6.7.3.2
A8h	DEVICE_CONFIG	Device configuration	Section 6.7.3.3

Complex bit access types are encoded to fit into small table cells. Table 6-30 shows the codes that are used for access types in this section.

Table 6-30. Hardware_Configuration Access Type Codes

Access Type	Code	Description
Read Type		
R	R	Read
Write Type		
W	W	Write
Reset or Default Value		
-n		Value after reset or the default value

6.7.3.1 PIN_CONFIG1 Register (Offset = A4h) [Reset = 00000000h]

PIN_CONFIG1 is shown in [Figure 6-68](#) and described in [Table 6-31](#).

Return to the [Summary Table](#).

Register to configure hardware pins

Figure 6-68. PIN_CONFIG1 Register

31	30	29	28	27	26	25	24
PARITY	DACOUT1_VAR_ADDR						
R/W-0h							
23	22	21	20	19	18	17	16
DACOUT1_VAR_ADDR				DACOUT2_VAR_ADDR			
R/W-0h							
15	14	13	12	11	10	9	8
DACOUT2_VAR_ADDR							
R/W-0h							
7	6	5	4	3	2	1	0
DACOUT2_VA R_ADDR	BRAKE_INPUT		DIR_INPUT		SPD_CTRL_MODE	RESERVED	
R/W-0h	R/W-0h		R/W-0h		R/W-0h	R-0h	

Table 6-31. PIN_CONFIG1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31	PARITY	R/W	0h	Parity bit
30-19	DACOUT1_VAR_ADDR	R/W	0h	12-bit address of variable to be monitored
18-7	DACOUT2_VAR_ADDR	R/W	0h	12-bit address of variable to be monitored
6-5	BRAKE_INPUT	R/W	0h	Brake input configuration 0h = Hardware Pin BRAKE 1h = Overwrite Hardware pin with Active Brake 2h = Overwrite Hardware pin with brake functionality disabled 3h = N/A
4-3	DIR_INPUT	R/W	0h	Direction input configuration 0h = Hardware Pin DIR 1h = Overwrite Hardware pin with clockwise rotation OUTA-OUTB-OUTC 3h = N/A
2-1	SPD_CTRL_MODE	R/W	0h	Speed input configuration 0h = Analog mode speed Input 1h = PWM Mode Speed Input 2h = I2C Speed Input mode 3h = Frequency based speed Input mode
0	RESERVED	R	0h	Reserved

6.7.3.2 PIN_CONFIG2 Register (Offset = A6h) [Reset = 00000000h]

PIN_CONFIG2 is shown in [Figure 6-69](#) and described in [Table 6-32](#).

Return to the [Summary Table](#).

Register to configure hardware pins

Figure 6-69. PIN_CONFIG2 Register

31	30	29	28	27	26	25	24
PARITY	DAC_SOX_CONFIG	RESERVED	DAC_XTAL_CO_NFIG	RESERVED	RESERVED	RESERVED	RESERVED
R/W-0h	R/W-0h	R-0h	R/W-0h	R/W-0h	R-0h	R-0h	R/W-0h
23	22	21	20	19	18	17	16
RESERVED	RESERVED	RESERVED	SLEEP_TIME	EXT_WD_EN	EXT_WD_INPUT	EXT_WD_INPUT	EXT_WD_INPUT
R-0h	R-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
15	14	13	12	11	10	9	8
EXT_WD_FAULT	EXT_WD_FREQ	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
7	6	5	4	3	2	1	0
RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED
			R-0h				

Table 6-32. PIN_CONFIG2 Register Field Descriptions

Bit	Field	Type	Reset	Description
31	PARITY	R/W	0h	Parity bit
30-29	DAC_SOX_CONFIG	R/W	0h	Pin 36 configuration 0h = DACOUT2 1h = SOA 2h = SOB 3h = SOC
28	RESERVED	R	0h	Reserved
27	DAC_XTAL_CONFIG	R/W	0h	Pin 37 and pin 38 configuration 0h = N/A 1h = Pin 37 as DACOUT1 and pin 38 as DACOUT2
26-20	RESERVED	R	0h	Reserved
19-18	SLEEP_TIME	R/W	0h	Sleep entry time 0h = Check low for 50 µs 1h = Check low for 200 µs 2h = Check low for 20 ms 3h = Check low for 200 ms
17	EXT_WD_EN	R/W	0h	Enable external watchdog 0h = Disable 1h = Enable
16	EXT_WD_INPUT	R/W	0h	External watchdog source 0h = I2C 1h = GPIO
15	EXT_WD_FAULT	R/W	0h	External watchdog fault mode 0h = Report only 1h = Latched fault with Hi-Z outputs
14-13	EXT_WD_FREQ	R/W	0h	External watchdog frequency 0h = 10Hz 1h = 5Hz 2h = 2Hz 3h = 1Hz

Table 6-32. PIN_CONFIG2 Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
12-0	RESERVED	R	0h	Reserved

6.7.3.3 DEVICE_CONFIG Register (Offset = A8h) [Reset = 00000000h]

DEVICE_CONFIG is shown in [Figure 6-70](#) and described in [Table 6-33](#).

Return to the [Summary Table](#).

Register to configure device

Figure 6-70. DEVICE_CONFIG Register

31	30	29	28	27	26	25	24
PARITY	INPUT_MAX_FREQUENCY						
R/W-0h	R/W-0h						
23	22	21	20	19	18	17	16
INPUT_MAX_FREQUENCY							
R/W-0h							
15	14	13	12	11	10	9	8
STL_ENABLE	SSM_CONFIG	RESERVED		DEV_MODE	SPD_PWM_RANGE_SELECT	CLK_SEL	
R/W-0h	R/W-0h	R-0h		R/W-0h	R/W-0h	R/W-0h	
7	6	5	4	3	2	1	0
RESERVED	EXT_CLK_EN	EXT_CLK_CONFIG			RESERVED		
R-0h	R/W-0h	R/W-0h			R-0h		

Table 6-33. DEVICE_CONFIG Register Field Descriptions

Bit	Field	Type	Reset	Description
31	PARITY	R/W	0h	Parity bit
30-16	INPUT_MAX_FREQUENCY	R/W	0h	Maximum frequency (in Hz) for frequency based speed input
15	STL_ENABLE	R/W	0h	STL enable 0h = Disable 1h = Enable
14	SSM_CONFIG	R/W	0h	SSM enable 0h = Enable 1h = Disable
13-12	RESERVED	R	0h	Reserved
11	DEV_MODE	R/W	0h	Device mode select 0h = Standby mode 1h = Sleep mode
10	SPD_PWM_RANGE_SELECT	R/W	0h	PWM frequency range select 0h = 325 Hz to 95 kHz speed PWM input 1h = 10 Hz to 325 Hz speed PWM input
9-8	CLK_SEL	R/W	0h	Clock source 0h = Internal Oscillator 1h = N/A 2h = N/A 3h = External Clock input
7	RESERVED	R	0h	Reserved
6	EXT_CLK_EN	R/W	0h	External clock enable 0h = Disable 1h = Enable

Table 6-33. DEVICE_CONFIG Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
5-3	EXT_CLK_CONFIG	R/W	0h	External clock frequency 0h = 8 kHz 1h = 16 kHz 2h = 32 kHz 3h = 64 kHz 4h = 128 kHz 5h = 256 kHz 6h = 512 kHz 7h = 1024 kHz
2-0	RESERVED	R	0h	Reserved

6.7.4 Gate_Driver_Configuration Registers

Table 6-34 lists the memory-mapped registers for the Gate_Driver_Configuration registers. All register offset addresses not listed in Table 6-34 should be considered as reserved locations and the register contents should not be modified.

Table 6-34. GATE_DRIVER_CONFIGURATION Registers

Offset	Acronym	Register Name	Section
ACh	GD_CONFIG1	Gate driver configuration 1	Section 6.7.4.1
AEh	GD_CONFIG2	Gate driver configuration 2	Section 6.7.4.2

Complex bit access types are encoded to fit into small table cells. Table 6-35 shows the codes that are used for access types in this section.

Table 6-35. Gate_Driver_Configuration Access Type Codes

Access Type	Code	Description
Read Type		
R	R	Read
Write Type		
W	W	Write
Reset or Default Value		
-n		Value after reset or the default value

6.7.4.1 GD_CONFIG1 Register (Offset = ACh) [Reset = 00228000h]

GD_CONFIG1 is shown in [Figure 6-71](#) and described in [Table 6-36](#).

Return to the [Summary Table](#).

Register to configure gated driver settings1

Figure 6-71. GD_CONFIG1 Register

31	30	29	28	27	26	25	24
PARITY	RESERVED	RESERVED		SLEW_RATE	RESERVED		
R/W-0h	R-0h	R-0h		R/W-0h		R-0h	
23	22	21	20	19	18	17	16
RESERVED	RESERVED	RESERVED	RESERVED	OVP_SEL	OVP_EN	RESERVED	OTW_REP
R-0h	R-0h	R-0h	R-0h	R/W-0h	R/W-0h	R-0h	R/W-0h
15	14	13	12	11	10	9	8
RESERVED	RESERVED	OCP_DEG		OCP_RETRY	OCP_LVL		OCP_MODE
R-0h	R-0h	R/W-0h		R/W-0h	R/W-0h		R/W-0h
7	6	5	4	3	2	1	0
RESERVED	RESERVED	ADCOMP_TH_LS	ADCOMP_TH_HS	EN_ASR	EN_AAR		CSA_GAIN
R-0h	R-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h		R/W-0h

Table 6-36. GD_CONFIG1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31	PARITY	R/W	0h	Parity bit
30-29	RESERVED	R	0h	Reserved
28	RESERVED	R	0h	Reserved
27-26	SLEW_RATE	R/W	0h	Slew rate 0h = 25 V/μs 1h = 50 V/μs 2h = 125 V/μs 3h = 200 V/μs
25-24	RESERVED	R	0h	Reserved
23	RESERVED	R	0h	Reserved
22	RESERVED	R	0h	Reserved
21	RESERVED	R	0h	Reserved
20	RESERVED	R	0h	Reserved
19	OVP_SEL	R/W	0h	Ovvoltage protection level 0h = VM overvoltage level is 34-V 1h = VM overvoltage level is 22-V
18	OVP_EN	R/W	0h	Ovvoltage protection enable 0h = Disable 1h = Enable
17	RESERVED	R	0h	Reserved
16	OTW_REP	R/W	0h	Overtemperature warning reporting on nFAULT 0h = Over temperature reporting on nFAULT is disabled 1h = Over temperature reporting on nFAULT is enabled
15	RESERVED	R	0h	Reserved
14	RESERVED	R	0h	Reserved

Table 6-36. GD_CONFIG1 Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
13-12	OCP_DEG	R/W	0h	OCP deglitch time 0h = 0.2 μ s 1h = 0.6 μ s 2h = 1.1 μ s 3h = 1.6 μ s
11	OCP_RETRY	R/W	0h	OCP retry time 0h = 5 ms 1h = 500 ms
10	OCP_LVL	R/W	0h	OCP level 0h = 16 A (Typical) 1h = 24 A (Typical)
9-8	OCP_MODE	R/W	0h	OCP fault mode 0h = Overcurrent causes a latched fault 1h = Overcurrent causes an automatic retrying fault 2h = Overcurrent is report only but no action is taken 3h = Overcurrent is not reported and no action is taken
7	RESERVED	R	0h	Reserved
6	RESERVED	R	0h	Reserved
5	ADCOMP_TH_LS	R/W	0h	Active demag comparator threshold for low-side 0h = 100 mA 1h = 150 mA
4	ADCOMP_TH_HS	R/W	0h	Active demag comparator threshold for high-side 0h = 100 mA 1h = 150 mA
3	EN_ASR	R/W	0h	Active synchronous rectification enable 0h = Disable 1h = Enable
2	EN_AAR	R/W	0h	Active asynchronous rectification enable 0h = Disable 1h = Enable
1-0	CSA_GAIN	R/W	0h	Current Sense Amplifier (CSA) Gain 0h = 0.15 V/A 1h = 0.3 V/A 2h = 0.6 V/A 3h = 1.2 V/A

6.7.4.2 GD_CONFIG2 Register (Offset = AEh) [Reset = 01200000h]

GD_CONFIG2 is shown in [Figure 6-72](#) and described in [Table 6-37](#).

Return to the [Summary Table](#).

Register to configure gated driver settings2

Figure 6-72. GD_CONFIG2 Register

31	30	29	28	27	26	25	24
PARITY	DELAY_COMP_EN		TARGET_DELAY		RESERVED	BUCK_PS_DIS	
R/W-0h	R/W-0h		R/W-0h		R-0h	R/W-1h	
23	22	21	20	19	18	17	16
BUCK_CL	BUCK_SEL	BUCK_DIS		RESERVED			
R/W-0h	R/W-1h	R/W-0h		R-0h			
15	14	13	12	11	10	9	8
RESERVED							
7	6	5	4	3	2	1	0
RESERVED							
R-0h							

Table 6-37. GD_CONFIG2 Register Field Descriptions

Bit	Field	Type	Reset	Description
31	PARITY	R/W	0h	Parity bit
30	DELAY_COMP_EN	R/W	0h	Driver delay compensation enable 0h = Disable 1h = Enable
29-26	TARGET_DELAY	R/W	0h	Target delay 0h = Automatic based on slew rate 1h = 0.4 μ s 2h = 0.6 μ s 3h = 0.8 μ s 4h = 1 μ s 5h = 1.2 μ s 6h = 1.4 μ s 7h = 1.6 μ s 8h = 1.8 μ s 9h = 2 μ s Ah = 2.2 μ s Bh = 2.4 μ s Ch = 2.6 μ s Dh = 2.8 μ s Eh = 3 μ s Fh = 3.2 μ s
25	RESERVED	R	0h	Reserved
24	BUCK_PS_DIS	R/W	1h	Buck power sequencing disable 0h = Buck power sequencing is enabled 1h = Buck power sequencing is disabled
23	BUCK_CL	R/W	0h	Buck current limit 0h = 600 mA 1h = 150 mA
22-21	BUCK_SEL	R/W	1h	Buck voltage selection 0h = Buck voltage is 3.3 V 1h = Buck voltage is 5.0 V 2h = Buck voltage is 4.0 V 3h = Buck voltage is 5.7 V

Table 6-37. GD_CONFIG2 Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
20	BUCK_DIS	R/W	0h	Buck disable 0h = Buck regulator is enabled 1h = Buck regulator is disabled
19-0	RESERVED	R	0h	Reserved

6.8 RAM (Volatile) Register Map

6.8.1 Fault_Status Registers

FAULT_STATUS Registers lists the memory-mapped registers for the Fault_Status registers. All register offset addresses not listed in **FAULT_STATUS Registers** should be considered as reserved locations and the register contents should not be modified.

Table 6-38. FAULT_STATUS Registers

Address	Acronym	Register Name	Section
E0h	GATE_DRIVER_FAULT_STATUS	Fault Status Register	GATE_DRIVER_FAULT_STATUS Register (Address = E0h) [Reset = 0000000h]
E2h	CONTROLLER_FAULT_STATUS	Fault Status Register	CONTROLLER_FAULT_STATUS Register (Address = E2h) [Reset = 0000000h]

Complex bit access types are encoded to fit into small table cells. **Fault_Status Access Type Codes** shows the codes that are used for access types in this section.

Table 6-39. Fault_Status Access Type Codes

Access Type	Code	Description
Read Type		
R	R	Read
Reset or Default Value		
-n		Value after reset or the default value

6.8.1.1 GATE_DRIVER_FAULT_STATUS Register (Address = E0h) [Reset = 0000000h]

GATE_DRIVER_FAULT_STATUS is shown in [GATE_DRIVER_FAULT_STATUS Register](#) and described in [GATE_DRIVER_FAULT_STATUS Register Field Descriptions](#).

Return to the [Summary Table](#).

Status of various faults

Figure 6-73. GATE_DRIVER_FAULT_STATUS Register

31	30	29	28	27	26	25	24
DRIVER_FAULT	BK_FLT	RESERVED	OCP	NPOR	OVP	OT	RESERVED
R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h
23	22	21	20	19	18	17	16
OTW	TSD	OCP_HC	OCP_LC	OCP_HB	OCP_LB	OCP_HA	OCP_LA
R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h
15	14	13	12	11	10	9	8
RESERVED	OTP_ERR	BUCK_OCP	BUCK_UV	VCP_UV	RESERVED		
R-0h	R-0h	R-0h	R-0h	R-0h	R-0h		
7	6	5	4	3	2	1	0
RESERVED							
R-0h							

Table 6-40. GATE_DRIVER_FAULT_STATUS Register Field Descriptions

Bit	Field	Type	Reset	Description
31	DRIVER_FAULT	R	0h	Logic OR of driver fault registers 0h = No Gate Driver fault condition is detected 1h = Gate Driver fault condition is detected
30	BK_FLT	R	0h	Buck fault 0h = No buck regulator fault condition is detected 1h = Buck regulator fault condition is detected
29	RESERVED	R	0h	Reserved
28	OCP	R	0h	Overcurrent protection status 0h = No overcurrent condition is detected 1h = Overcurrent condition is detected
27	NPOR	R	0h	Supply power on reset 0h = Power on reset condition is detected on VM 1h = No power-on-reset condition is detected on VM
26	OVP	R	0h	Supply overvoltage protection status 0h = No overvoltage condition is detected on VM 1h = Overvoltage condition is detected on VM
25	OT	R	0h	Overtemperature fault status 0h = No overtemperature warning / shutdown is detected 1h = Overtemperature warning / shutdown is detected
24	RESERVED	R	0h	Reserved
23	OTW	R	0h	Overtemperature warning status 0h = No overtemperature warning is detected 1h = Overtemperature warning is detected
22	TSD	R	0h	Overtemperature shutdown status 0h = No overtemperature shutdown is detected 1h = Overtemperature shutdown is detected
21	OCP_HC	R	0h	Overcurrent status on high-side switch of OUTC 0h = No overcurrent detected on high-side switch of OUTC 1h = Overcurrent detected on high-side switch of OUTC
20	OCP_LC	R	0h	Overcurrent status on low-side switch of OUTC 0h = No overcurrent detected on low-side switch of OUTC 1h = Overcurrent detected on low-side switch of OUTC
19	OCP_HB	R	0h	Overcurrent status on high-side switch of OUTB 0h = No overcurrent detected on high-side switch of OUTB 1h = Overcurrent detected on high-side switch of OUTB
18	OCP_LB	R	0h	Overcurrent status on low-side switch of OUTB 0h = No overcurrent detected on low-side switch of OUTB 1h = Overcurrent detected on low-side switch of OUTB
17	OCP_HA	R	0h	Overcurrent status on high-side switch of OUTA 0h = No overcurrent detected on high-side switch of OUTA 1h = Overcurrent detected on high-side switch of OUTA
16	OCP_LA	R	0h	Overcurrent status on low-side switch of OUTA 0h = No overcurrent detected on low-side switch of OUTA 1h = Overcurrent detected on low-side switch of OUTA
15	RESERVED	R	0h	Reserved
14	OTP_ERR	R	0h	One-time programmable (OTP) error 0h = No OTP error is detected 1h = OTP Error is detected

Table 6-40. GATE_DRIVER_FAULT_STATUS Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
13	BUCK_OCP	R	0h	Buck regulator overcurrent status 0h = No buck regulator overcurrent is detected 1h = Buck regulator overcurrent is detected
12	BUCK_UV	R	0h	Buck regulator undervoltage status 0h = No buck regulator undervoltage is detected 1h = Buck regulator undervoltage is detected
11	VCP_UV	R	0h	Charge pump undervoltage status 0h = No charge pump undervoltage is detected 1h = Charge pump undervoltage is detected
10-0	RESERVED	R	0h	Reserved

6.8.1.2 CONTROLLER_FAULT_STATUS Register (Address = E2h) [Reset = 00000000h]

CONTROLLER_FAULT_STATUS is shown in [CONTROLLER_FAULT_STATUS Register](#) and described in [CONTROLLER_FAULT_STATUS Register Field Descriptions](#).

Return to the [Summary Table](#).

Status of various faults

Figure 6-74. CONTROLLER_FAULT_STATUS Register

31	30	29	28	27	26	25	24
CONTROLLER_FAULT	RESERVED	IPD_FREQ_FAULT	IPD_T1_FAULT	IPD_T2_FAULT		RESERVED	
R-0h	R-0h	R-0h	R-0h	R-0h		R-0h	
23	22	21	20	19	18	17	16
ABN_SPEED	LOSS_OF_SYN_C	NO_MTR	MTR_LCK	CBC_ILIMIT	LOCK_ILIMIT	MTR_UNDER_VOLTAGE	MTR_OVER_VOLTAGE
R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h
15	14	13	12	11	10	9	8
EXT_WD_TIME_OUT				RESERVED			
R-0h				R-0h			
7	6	5	4	3	2	1	0
		RESERVED			STL_EN	STL_STATUS	APP_RESET
		R-0h			R-0h	R-0h	R-0h

Table 6-41. CONTROLLER_FAULT_STATUS Register Field Descriptions

Bit	Field	Type	Reset	Description
31	CONTROLLER_FAULT	R	0h	Logic OR of controller fault registers 0h = No controller fault condition is detected 1h = Controller fault condition is detected
30	RESERVED	R	0h	Reserved
29	IPD_FREQ_FAULT	R	0h	Indicates IPD frequency fault 0h = No IPD frequency fault detected 1h = IPD frequency fault detected
28	IPD_T1_FAULT	R	0h	Indicates IPD T1 fault 0h = No IPD T1 fault detected 1h = IPD T1 fault detected

Table 6-41. CONTROLLER_FAULT_STATUS Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
27	IPD_T2_FAULT	R	0h	Indicates IPD T2 fault 0h = No IPD T2 fault detected 1h = IPD T2 fault detected
26-24	RESERVED	R	0h	Reserved
23	ABN_SPEED	R	0h	Indicates abnormal speed motor lock condition 0h = No abnormal speed fault detected 1h = Abnormal speed fault detected
22	LOSS_OF_SYNC	R	0h	Indicates sync lost motor lock condition 0h = No sync lost fault detected 1h = Sync lost fault detected
21	NO_MTR	R	0h	Indicates no motor fault 0h = No motor fault not detected 1h = No motor fault detected
20	MTR_LCK	R	0h	Indicates when one of the motor lock is triggered 0h = Motor lock fault not detected 1h = Motor lock fault detected
19	CBC_ILIMIT	R	0h	Indicates CBC current limit fault 0h = No CBC fault detected 1h = CBC fault detected
18	LOCK_ILIMIT	R	0h	Indicates lock detection current limit fault 0h = No lock current limit fault detected 1h = Lock current limit fault detected
17	MTR_UNDER_VOLTAGE	R	0h	Indicates motor undervoltage fault 0h = No motor undervoltage detected 1h = Motor undervoltage detected
16	MTR_OVER_VOLTAGE	R	0h	Indicates motor overvoltage fault 0h = No motor overvoltage detected 1h = Motor overvoltage detected
15	EXT_WD_TIMEOUT	R	0h	Indicates external watchdog timeout fault 0h = No external watchdog timeout fault detected 1h = External watchdog timeout fault detected
14-3	RESERVED	R	0h	Reserved
2	STL_EN	R	0h	Indicates STL is enabled in EEPROM 0h = STL Disable 1h = STL Enable
1	STL_STATUS	R	0h	Indicates STL success criteria Pass = 1b; Fail = 0b 0h = STL Fail 1h = STL Pass
0	APP_RESET	R	0h	App reset 0h = App Reset Fail 1h = App Reset Successful

6.8.2 System_Status Registers

[SYSTEM_STATUS Registers](#) lists the memory-mapped registers for the System_Status registers. All register offset addresses not listed in [SYSTEM_STATUS Registers](#) should be considered as reserved locations and the register contents should not be modified.

Table 6-42. SYSTEM_STATUS Registers

Address	Acronym	Register Name	Section
E4h	SYS_STATUS1	System Status Register1	SYS_STATUS1 Register (Address = E4h) [Reset = 00000000h]
EAh	SYS_STATUS2	System Status Register2	SYS_STATUS2 Register (Address = EAh) [Reset = 00000000h]
ECh	SYS_STATUS3	System Status Register3	SYS_STATUS3 Register (Address = ECh) [Reset = 00000000h]

Complex bit access types are encoded to fit into small table cells. [System_Status Access Type Codes](#) shows the codes that are used for access types in this section.

Table 6-43. System_Status Access Type Codes

Access Type	Code	Description
Read Type		
R	R	Read
Reset or Default Value		
-n		Value after reset or the default value

6.8.2.1 SYS_STATUS1 Register (Address = E4h) [Reset = 00000000h]

SYS_STATUS1 is shown in [SYS_STATUS1 Register](#) and described in [SYS_STATUS1 Register Field Descriptions](#).

Return to the [Summary Table](#).

Status of various system and motor parameters

Figure 6-75. SYS_STATUS1 Register

31	30	29	28	27	26	25	24
VOLT_MAG							
R-0h							
23	22	21	20	19	18	17	16
VOLT_MAG							
R-0h							
15	14	13	12	11	10	9	8
SPEED_CMD							
R-0h							
7	6	5	4	3	2	1	0
SPEED_CMD							I2C_ENTRY_STATUS
R-0h							

Table 6-44. SYS_STATUS1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31-16	VOLT_MAG	R	0h	Applied DC input voltage (/10 to get DC input voltage in V)
15-1	SPEED_CMD	R	0h	Decoded speed command in PWM/Analog/Freq. mode (SPEED_CMD (%) = SPEED_CMD/32767 * 100%)

Table 6-44. SYS_STATUS1 Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
0	I2C_ENTRY_STATUS	R	0h	Indicates if I2C entry has happened 0h = I2C mode not entered through pin sequence 1h = I2C mode entered through pin sequence

6.8.2.2 SYS_STATUS2 Register (Address = EAh) [Reset = 00000000h]

SYS_STATUS2 is shown in [SYS_STATUS2 Register](#) and described in [SYS_STATUS2 Register Field Descriptions](#).

Return to the [Summary Table](#).

Status of various system and motor parameters

Figure 6-76. SYS_STATUS2 Register

31	30	29	28	27	26	25	24
STATE				RESERVED			
R-0h						R-0h	
23	22	21	20	19	18	17	16
RESERVED						STL_FAULT	RESERVED
R-0h						R-0h	R-0h
15	14	13	12	11	10	9	8
MOTOR_SPEED							
R-0h							
7	6	5	4	3	2	1	0
MOTOR_SPEED							
R-0h							

Table 6-45. SYS_STATUS2 Register Field Descriptions

Bit	Field	Type	Reset	Description
31-28	STATE	R	0h	Current status of state machine; 4-bit value indicating status of state machine 0h = SYSTEM_IDLE 1h = MOTOR_START 2h = MOTOR_RUN 3h = SYSTEM_INIT 4h = MOTOR_IPD 5h = MOTOR_ALIGN 6h = MOTOR_IDLE 7h = MOTOR_STOP 8h = FAULT 9h = MOTOR_DIRECTION Ah = HALL_ALIGN Ch = MOTOR_FREEWHEEL Dh = MOTOR_DESCEL Eh = MOTOR BRAKE Fh = N/A
27-18	RESERVED	R	0h	Reserved
17	STL_FAULT	R	0h	STL fault status 0h = Pass 1h = Fail

Table 6-45. SYS_STATUS2 Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
16	RESERVED	R	0h	Reserved
15-0	MOTOR_SPEED	R	0h	Speed output (/10 to get motor electrical speed in Hz)

6.8.2.3 SYS_STATUS3 Register (Address = ECh) [Reset = 00000000h]

SYS_STATUS3 is shown in [SYS_STATUS3 Register](#) and described in [SYS_STATUS3 Register Field Descriptions](#).

Return to the [Summary Table](#).

Status of various system and motor parameters

Figure 6-77. SYS_STATUS3 Register

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
DC_BUS_CURR																DC_BATT_POW															
R-0h																R-0h															

Table 6-46. SYS_STATUS3 Register Field Descriptions

Bit	Field	Type	Reset	Description
31-16	DC_BUS_CURR	R	0h	DC bus current (/256 to get DC bus current in A)
15-0	DC_BATT_POW	R	0h	Battery (input) power (/64 to get battery power in W)

6.8.3 Algo_Control Registers

[ALGO_CONTROL Registers](#) lists the memory-mapped registers for the Algo_Control registers. All register offset addresses not listed in [ALGO_CONTROL Registers](#) should be considered as reserved locations and the register contents should not be modified.

Table 6-47. ALGO_CONTROL Registers

Address	Acronym	Register Name	Section
E6h	ALGO_CTRL1	Algorithm Control Parameters	ALGO_CTRL1 Register (Address = E6h) [Reset = 00000000h]

Complex bit access types are encoded to fit into small table cells. [Algo_Control Access Type Codes](#) shows the codes that are used for access types in this section.

Table 6-48. Algo_Control Access Type Codes

Access Type	Code	Description
Write Type		
W	W	Write
Reset or Default Value		
-n		Value after reset or the default value

6.8.3.1 ALGO_CTRL1 Register (Address = E6h) [Reset = 00000000h]

ALGO_CTRL1 is shown in [ALGO_CTRL1 Register](#) and described in [ALGO_CTRL1 Register Field Descriptions](#).

Return to the [Summary Table](#).

Algorithm Control Parameters

Figure 6-78. ALGO_CTRL1 Register

31	30	29	28	27	26	25	24
EEPROM_WRT	EEPROM_READ	CLR_FLT	CLR_FLT_RETRY_COUNT	EEPROM_WRITE_ACCESS_KEY			
W-0h	W-0h	W-0h	W-0h	W-0h			
23	22	21	20	19	18	17	16
EEPROM_WRITE_ACCESS_KEY				RESERVED			
W-0h				W-0h			
15	14	13	12	11	10	9	8
RESERVED				W-0h			
7	6	5	4	3	2	1	0
RESERVED				W-0h			
EXT_WD_STATUS_SET				W-0h			

Table 6-49. ALGO_CTRL1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31	EEPROM_WRT	W	0h	Write the configuration to EEPROM 1h = Write to the EEPROM registers from shadow registers
30	EEPROM_READ	W	0h	Read the default configuration from EEPROM 1h = Read the EEPROM registers to shadow registers
29	CLR_FLT	W	0h	Clears all faults 1h = Clear all the driver and controller faults
28	CLR_FLT_RETRY_COUN	W	0h	Clears fault retry count 1h = clear the lock fault retry counts
27-20	EEPROM_WRITE_ACCE	W	0h	EEPROM write access key; 8-bit key to unlock the EEPROM write command
19-1	RESERVED	W	0h	Reserved
0	EXT_WD_STATUS_SET	W	0h	Watchdog status to be set by external MCU in I2C watchdog mode 0h = Reset automatically by the MCC 1h = To set the EXT_WD_STATUS_SET

6.8.4 Device_Control Registers

[DEVICE_CONTROL Registers](#) lists the memory-mapped registers for the Device_Control registers. All register offset addresses not listed in [DEVICE_CONTROL Registers](#) should be considered as reserved locations and the register contents should not be modified.

Table 6-50. DEVICE_CONTROL Registers

Address	Acronym	Register Name	Section
E8h	DEVICE_CTRL	Device Control Parameters	DEVICE_CTRL Register (Address = E8h) [Reset = 0000000h]

Complex bit access types are encoded to fit into small table cells. [Device_Control Access Type Codes](#) shows the codes that are used for access types in this section.

Table 6-51. Device_Control Access Type Codes

Access Type	Code	Description
Read Type		
R	R	Read

**Table 6-51. Device_Control Access Type Codes
(continued)**

Access Type	Code	Description
Write Type		
W	W	Write
Reset or Default Value		
-n		Value after reset or the default value

6.8.4.1 DEVICE_CTRL Register (Address = E8h) [Reset = 00000000h]

DEVICE_CTRL is shown in [DEVICE_CTRL Register](#) and described in [DEVICE_CTRL Register Field Descriptions](#).

Return to the [Summary Table](#).

Device Control Parameters

Figure 6-79. DEVICE_CTRL Register

31	30	29	28	27	26	25	24
RESERVED	SPEED_CTRL						
W-0h	W-0h						
23	22	21	20	19	18	17	16
SPEED_CTRL							
W-0h	W-0h						
15	14	13	12	11	10	9	8
OVERRIDE	RESERVED						
W-0h	R-0h						
7	6	5	4	3	2	1	0
RESERVED							
R-0h							

Table 6-52. DEVICE_CTRL Register Field Descriptions

Bit	Field	Type	Reset	Description
31	RESERVED	W	0h	Reserved
30-16	SPEED_CTRL	W	0h	Digital speed command (SPEED_CTRL (%)) = SPEED_CTRL/32767 * 100%)
15	OVERRIDE	W	0h	Speed input select for I2C vs speed pin 0h = SPEED_CMD using Analog/Freq/PWM mode 1h = SPEED_CMD using SPD_CTRL[14:0]
14-0	RESERVED	R	0h	Reserved

7 Application and Implementation

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

7.1 Application Information

The device is used in sensorless 3-phase BLDC motor control. The driver provides a high performance, high-reliability, flexible solution for appliances, fans, pumps, residential and living fans, seat cooling fans, automotive fans and blowers. The following section shows a common application of the device.

7.2 Typical Applications

Figure 7-1 shows the typical application schematic of MCT8316A-Q1.




Figure 7-1. Primary Application Schematic

Table 7-1 lists the recommended values of the external components for MCT8316A.

Table 7-1. MCT8316A External Components

COMPONENTS	PIN 1	PIN 2	RECOMMENDED
C _{VM1}	VM	PGND	X5R or X7R, 0.1- μ F, TI recommends a capacitor voltage rating at least twice the normal operating voltage of the device

Table 7-1. MCT8316A External Components (continued)

COMPONENTS	PIN 1	PIN 2	RECOMMENDED
C_{VM2}	VM	PGND	$\geq 10\text{-}\mu\text{F}$, TI recommends a capacitor voltage rating at least twice the normal operating voltage of the device
C_{CP}	CP	VM	X5R or X7R, 16-V, 1- μF capacitor
C_{FLY}	CPH	CPL	X5R or X7R, 47-nF, TI recommends a capacitor voltage rating at least twice the normal operating voltage of the pin
C_{AVDD}	AVDD	AGND	X5R or X7R, 1- μF , $\geq 6.3\text{-V}$. In order for AVDD to accurately regulate output voltage, capacitor should have effective capacitance between 0.7- μF to 1.3- μF at 3.3-V across operating temperature.
C_{DVDD}	AVDD	AGND	X5R or X7R, 1- μF , $\geq 4\text{-V}$. In order for DVDD to accurately regulate output voltage, capacitor should have effective capacitance between 0.6- μF to 1.3- μF at 1.5-V across operating temperature.
C_{BK}	SW_BK	GND_BK	X5R or X7R, buck-output rated capacitor
L_{BK}	SW_BK	FB_BK	Buck-output inductor
R_{FG}	1.8 to 5-V Supply	FG	5.1-k Ω , Pull-up resistor
R_{nFAULT}	1.8 to 5-V Supply	nFAULT	5.1-k Ω , Pull-up resistor
R_{SDA}	1.8 to 3.3-V Supply	SDA	5.1-k Ω , Pull-up resistor
R_{SCL}	1.8 to 3.3-V Supply	SCL	5.1-k Ω , Pull-up resistor

Recommended application range for MCT8316A is shown in [Table 7-2](#).

Table 7-2. Recommended Application Range

Parameter	Min	Max	Unit
Motor voltage	4.5	35	V
Motor electrical speed	-	3000	Hz
Peak motor phase current	-	8	A

Once the device EEPROM is programmed with the desired configuration, device can be operated stand-alone and I²C serial interface is not required anymore. Speed can be commanded using SPEED pin.

Below are the two essential parameters that are required to spin the motor in closed loop.

1. Maximum motor speed.
2. Cycle by cycle (CBC) current limit.

7.2.1 Application Curves

7.2.1.1 Motor startup

Figure 7-2 shows the phase current waveforms of various startup methods in MCT8316A such as align, double align, IPD and slow first cycle.




Figure 7-2. Motor phase current waveforms of all startup methods

7.2.1.2 120° and variable commutation

In 120° commutation scheme, each motor phase is driven for 120° and Hi-Z for 60° within each half electrical cycle, resulting in six different commutation states for a motor. Figure 7-3 shows the phase current and current waveform FFT in 120° commutation mode. In variable commutation scheme, MCT8316A device switches dynamically between 120° and 150° trapezoidal commutation depending on motor speed. The device operates

in 150° mode at lower speeds and moves to 120° mode at higher speeds. Figure 7-4 shows the phase current and current waveform FFT in 150° commutation.




Figure 7-3. Phase current and FFT - 120° commutation




Figure 7-4. Phase current and FFT - 150° commutation

7.2.1.3 Faster startup time

Startup time is the time taken for the motor to reach the target speed from zero speed. Faster startup time can be achieved in MCT8316A by tuning motor startup, open loop and closed loop settings. [Figure 7-5](#) shows FG, phase current and motor electrical speed waveform. Motor takes 50 ms to reach target speed from zero speed.




Figure 7-5. Phase current, FG and motor speed - Faster startup time

7.2.1.4 Setting the BEMF threshold

The BEMF_THRESHOLD1 and BEMF_THRESHOLD2 values used for commutation instant detection in MCT8316A can be computed from the motor phase voltage waveforms during coasting. For example, consider the three-phase voltage waveforms of a BLDC motor while coasting as in [Figure 7-6](#). The motor phase voltage during coasting is the motor back-EMF.




Figure 7-6. Motor phase voltage during coasting

In Figure 7-6, one floating phase voltage interval is denoted by the vertical markers on channel 3. The Vpeak (peak-peak back-EMF) on channel 3 is 208mV and Tc (commutation interval) is 2.22ms as denoted by the horizontal and vertical markers on channel 3. The digital equivalent counts for Vpeak and Tc are calculated as follows.

In MCT8316A, a 3V analog input corresponds to 4095 counts(12-bit) and phase voltage is scaled down by 10x factor before ADC input; therefore, Vpeak of 208mV corresponds to an ADC input of 20.8mV, which in turn equals 29 ADC counts. Assuming the PWM switching frequency is 25kHz, one back-EMF sample is available every 40 μ s. So, in a time interval of 2.22ms, a total of 55 back-EMF samples are integrated. Therefore, the BEMF_THRESHOLD1 or BEMF_THRESHOLD2 value calculated as per is $(\frac{1}{2}) * (29/2) * (55/2) = 199$. Hence, in this example, BEMF_THRESHOLD1 and BEMF_THRESHOLD2 are set to 8h (corresponding to 200 which is the closest value to 199) for commutation instant detection using back-EMF integration method during fast start-up. The exact speed at which the Vpeak and Tc values are measured to calculate the BEMF_THRESHOLD1 and BEMF_THRESHOLD2 values is not critical (as long as there is sufficient resolution in digital counts) since the product (Vpeak * Tc) is, largely, a constant for a given BLDC motor.

7.2.1.5 Maximum speed

Figure 7-7 shows phase current, phase voltage and FG of a motor that spins at maximum electrical speed of 3 kHz.




Figure 7-7. Phase current, Phase voltage and FG at Maximum speed

7.2.1.6 Faster deceleration

MCT8316A has features to decelerate the motor quickly. Figure 7-8 shows phase current and motor electrical speed waveform when the motor decelerates from 100% duty cycle to 10% duty cycle. Time taken for the motor to decelerate from 100% duty cycle to 10% duty cycle when fast deceleration is disabled is around 10 seconds. Figure 7-9 shows phase current and motor electrical speed waveform when the motor decelerates from 100% duty cycle to 10% duty cycle. Time taken for the motor to decelerate from 100% duty cycle to 10% duty cycle when fast deceleration is enabled is around 1.5 seconds.

Note

Please note that when fast deceleration is enabled and anti-voltage surge (AVS) is disabled, there might be voltage spikes seen in supply voltage. Enable AVS to protect the power supply from voltage overshoots during motor deceleration.




Figure 7-8. Phase current and motor speed - Faster deceleration disabled




Figure 7-9. Phase current and motor speed -Faster deceleration enabled

7.3 Power Supply Recommendations

7.3.1 Bulk Capacitance

Having an appropriate local bulk capacitance is an important factor in motor drive system design. It is generally beneficial to have more bulk capacitance, while the disadvantages are increased cost and physical size.

The amount of local capacitance needed depends on a variety of factors, including:

- The highest current required by the motor system
- The capacitance and current capability of the power supply
- The amount of parasitic inductance between the power supply and motor system
- The acceptable voltage ripple
- The type of motor used (brushed DC, brushless DC, stepper)
- The motor braking method

The inductance between the power supply and the motor drive system limits the rate at which current can change from the power supply. If the local bulk capacitance is too small, the system responds to excessive current demands or dumps from the motor with a change in VM voltage. When adequate bulk capacitance is used, the VM voltage remains stable and high current can be quickly supplied.

The data sheet generally provides a recommended value, but system-level testing is required to determine the appropriate bulk capacitor.




Figure 7-10. Example Setup of Motor Drive System With External Power Supply

The voltage rating for bulk capacitors should be higher than the operating voltage, to provide margin for cases when the motor transfers energy to the supply.

7.4 Layout

7.4.1 Layout Guidelines

The bulk capacitor should be placed to minimize the distance of the high-current path through the motor driver device. The connecting metal trace widths should be as wide as possible, and numerous vias should be used when connecting PCB layers. These practices minimize parasitic inductance and allow the bulk capacitor to deliver high current.

Small-value capacitors should be ceramic, and placed closely to device pins.

The high-current device outputs should use wide metal traces.

To reduce noise coupling and EMI interference from large transient currents into small-current signal paths, grounding should be partitioned between PGND and AGND. TI recommends connecting all non-power stage circuitry (including the thermal pad) to AGND to reduce parasitic effects and improve power dissipation from the device. Optionally, GND_BK can be split. Ensure grounds are connected through net-ties or wide resistors to reduce voltage offsets and maintain gate driver performance.

The device thermal pad should be soldered to the PCB top-layer ground plane. Multiple vias should be used to connect to a large bottom-layer ground plane. The use of large metal planes and multiple vias helps dissipate the $I^2 \times R_{DS(on)}$ heat that is generated in the device.

To improve thermal performance, maximize the ground area that is connected to the thermal pad ground across all possible layers of the PCB. Using thick copper pours can lower the junction-to-air thermal resistance and improve thermal dissipation from the die surface.

Separate the SW_BK and FB_BK traces with ground separation to reduce buck switching from coupling as noise into the buck outer feedback loop. Widen the FB_BK trace as much as possible to allow for faster load switching.

Figure 7-11 shows a layout example for the MCT8316A-Q1. Also, for layout example, refer to [MCT8316A-Q1 EVM](#).

7.4.2 Layout Example




Figure 7-11. Recommended Layout Example

7.4.3 Thermal Considerations

The MCT8316A-Q1 has thermal shutdown (TSD) as previously described. A die temperature in excess of 150°C (minimally) disables the device until the temperature drops to a safe level.

Any tendency of the device to enter thermal shutdown is an indication of excessive power dissipation, insufficient heatsinking, or too high an ambient temperature.

7.4.3.1 Power Dissipation

The power dissipated in the output FET resistance ($R_{DS(on)}$) dominates power dissipation in MCT8316A.

At start-up and fault conditions, the FET current is much higher than normal operating FET current; remember to take these peak currents and their duration into consideration.

The total device power dissipation is the power dissipated in each of the three half-bridges added together along with standby power, LDO and buck regulator losses.

The maximum amount of power that the device can dissipate depends on ambient temperature and heatsinking.

Note that $R_{DS(on)}$ increases with temperature, so as the device heats, the power dissipation increases. Take this into consideration when sizing the heatsink.

A summary of equations for calculating each loss is shown below in [Table 7-3](#).

Table 7-3. Power Losses for MCT8316A-Q1

Loss type	MCT8316A-Q1
Standby power	$P_{\text{standby}} = VM \times I_{VM_TA}$
LDO	$P_{\text{LDO}} = (VM - V_{AVDD}) \times I_{AVDD}$, if BUCK_PS_DIS = 1b $P_{\text{LDO}} = (V_{BK} - V_{AVDD}) \times I_{AVDD}$, if BUCK_PS_DIS = 0b
FET conduction	$P_{\text{CON}} = 2 \times (I_{\text{RMS}(\text{trap})})^2 \times R_{ds,\text{on}(\text{TA})}$
FET switching	$P_{\text{SW}} = I_{PK(\text{trap})} \times V_{PK(\text{trap})} \times t_{\text{rise/fall}} \times f_{\text{PWM}}$
Diode	$P_{\text{diode}} = I_{PK(\text{trap})} \times V_{\text{diode}} \times t_{\text{dead}} \times f_{\text{PWM}}$
Demagnetization	Without Active Demag: $3 \times I_{PK(\text{trap})} \times V_{\text{diode}} \times t_{\text{commutation}} \times f_{\text{motor_elec}}$ With Active Demag: $3 \times (I_{\text{RMS}(\text{trap})})^2 \times R_{ds,\text{on}(\text{TA})} \times t_{\text{commutation}} \times f_{\text{motor_elec}}$
Buck	$P_{\text{BK}} = 0.11 \times V_{BK} \times I_{BK}$ ($\eta_{BK} = 90\%$)

8 Device and Documentation Support

8.1 Support Resources

[TI E2E™ support forums](#) are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use](#).

8.2 Trademarks

TI E2E™ is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

8.3 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

8.4 Glossary

[TI Glossary](#) This glossary lists and explains terms, acronyms, and definitions.

9 Revision History


Table 9-1.

Date	Revision	Notes
May 2024	*	Initial Release

10 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most-current data available for the designated device. This data is subject to change without notice and without revision of this document. For browser-based versions of this data sheet, see the left-hand navigation pane.

PACKAGE OUTLINE
RGF0040F
VQFN - 1 mm max height




NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. The package thermal pad must be soldered to the printed circuit board for optimal thermal and mechanical performance.

EXAMPLE BOARD LAYOUT RGF0040F

PLASTIC QUAD FLATPACK- NO LEAD




NOTES: (continued)

4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.

EXAMPLE STENCIL DESIGN
RGF0040F

PLASTIC QUAD FLATPACK- NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

PACKAGING INFORMATION

Orderable part number	Status (1)	Material type (2)	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
MCT8316A1VQRGFRQ1	Active	Production	VQFN (RGF) 40	3000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	MT16A1V
MCT8316A1VQRGFRQ1.A	Active	Production	VQFN (RGF) 40	3000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	MT16A1V

⁽¹⁾ **Status:** For more details on status, see our [product life cycle](#).

⁽²⁾ **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ **RoHS values:** Yes, No, RoHS Exempt. See the [TI RoHS Statement](#) for additional information and value definition.

⁽⁴⁾ **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.



In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF MCT8316A-Q1 :


- Catalog : [MCT8316A](#)

NOTE: Qualified Version Definitions:

- Catalog - TI's standard catalog product


TAPE AND REEL INFORMATION
REEL DIMENSIONS

TAPE DIMENSIONS


A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE


*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
MCT8316A1VQRGFRQ1	VQFN	RGF	40	3000	330.0	16.4	5.25	7.25	1.45	8.0	16.0	Q1

TAPE AND REEL BOX DIMENSIONS


*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
MCT8316A1VQRGFRQ1	VQFN	RGF	40	3000	360.0	360.0	36.0

GENERIC PACKAGE VIEW


RGF 40

VQFN - 1 mm max height

5 x 7, 0.5 mm pitch

PLASTIC QUAD FLAT PACK- NO LEAD

This image is a representation of the package family, actual package may vary.
Refer to the product data sheet for package details.




4225115/A

PACKAGE OUTLINE

VQFN - 1 mm max height

PLASTIC QUAD FLATPACK- NO LEAD

RGF0040F



NOTES:


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. The package thermal pad must be soldered to the printed circuit board for optimal thermal and mechanical performance.

EXAMPLE BOARD LAYOUT

RGF0040F


VQFN - 1 mm max height

PLASTIC QUAD FLATPACK- NO LEAD



LAND PATTERN EXAMPLE

EXPOSED METAL SHOWN
SCALE: 12X



SOLDER MASK DETAILS

4225901/A 05/2020

NOTES: (continued)


4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.

EXAMPLE STENCIL DESIGN

VQFN - 1 mm max height

RGF0040F

PLASTIC QUAD FLATPACK- NO LEAD



SOLDER PASTE EXAMPLE BASED ON 0.125 mm THICK STENCIL

EXPOSED PAD
69% PRINTED COVERAGE BY AREA
SCALE: 12X

4225901/A 05/2020

NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you fully indemnify TI and its representatives against any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](#), [TI's General Quality Guidelines](#), or other applicable terms available either on [ti.com](#) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products. Unless TI explicitly designates a product as custom or customer-specified, TI products are standard, catalog, general purpose devices.

TI objects to and rejects any additional or different terms you may propose.

Copyright © 2026, Texas Instruments Incorporated

Last updated 10/2025