

## SNx4AHCT240 Octal Inverting Buffers/Drivers With Tri-State Outputs

### 1 Features

- Inputs are TTL-voltage compatible
- Latch-up performance exceeds 250mA per JESD 17
- On products compliant to MIL-PRF-38535, All parameters are tested unless otherwise noted. On all other products, production processing does not necessarily include testing of all parameters.

## 2 Applications

- **Network Switches**
- Health and Fitness
- Televisions
- Power Infrastructures

## **3 Description**


The SNx4AHCT240 octal buffers/drivers are designed specifically to improve both the performance and density of tri-state memory-address drivers, clock drivers, and bus-oriented receivers and transmitters.

#### **Device Information**

PART NUMBER	PACKAGE <sup>(1)</sup>	PACKAGE SIZE <sup>(2)</sup>	BODY SIZE <sup>(3)</sup>								
	DB (SSOP, 20)	7.2mm × 7.8mm	7.50mm x 5.30mm								
	NS (SOP, 20)	12.60mm x 7.8mm	12.6mm x 5.30mm								
SN74AHCT240	PW (TSSOP, 20)	6.50mm × 6.4mm	6.50mm x 4.40mm								
	DW (SOIC, 20)	12.80mm × 10.3mm	12.8mm x 7.5mm								
	N (PDIP, 20)	24.33mm x 9.4mm	25.40mm x 6.35mm								

For more information, see Section 10. (1)

- The package size (length × width) is a nominal value and (2) includes pins, where applicable.
- The body size (length × width) is a nominal value and does (3) not include pins.



**Simplified Schematic** 





## **Table of Contents**

1 Features	1
2 Applications	1
3 Description	
4 Pin Configuration and Functions	3
5 Specifications	
5.1 Absolute Maximum Ratings	
5.2 ESD Ratings	
5.3 Recommended Operating Conditions	
5.4 Thermal Information	
5.5 Electrical Characteristics	5
5.6 Switching Characteristics	7
5.7 Noise Characteristics	7
5.8 Operating Characteristics	7
5.9 Typical Characteristics	<mark>8</mark>
6 Detailed Description	
6.1 Overview	11
6.2 Functional Block Diagram	

6.3 Feature Description	11
6.4 Device Functional Modes	
7 Application and Implementation	12
7.1 Application Information	12
7.2 Typical Application	12
7.3 Power Supply Recommendations	13
7.4 Layout	13
8 Device and Documentation Support	14
8.1 Documentation Support (Analog)	14
8.2 Receiving Notification of Documentation Update	
8.3 Support Resources	14
8.4 Trademarks	14
8.5 Electrostatic Discharge Caution	14
8.6 Glossary	14
9 Revision History	
10 Mechanical, Packaging, and Orderable	
Information	15



## **4** Pin Configuration and Functions

		$\mathbf{U}$	L
10E	1	20	] vcc
1A1	2	19	]20E
2Y4	3	18	] 1Y1
1A2	4	17	] 2A4
2Y3	5	16	] 1Y2
1A3	6	15	] 2A3
2Y2	7	14	] 1Y3
1A4	8	13	] 2A2
2Y1	9	12	] 1Y4
GND	10	11	2A1

Figure 4-1. SN54AHCT240, J or W Package SN74AHCT240, DB, DGV, DW, N, NS, or PW Package (20) Pin Top View




Figure 4-2. SN54AHCT240 FK Package (20) Pin Top View

PIN	I	1/0	DECODIDITION
NAME	NO.	I/O	DESCRIPTION
1 OE	1	I	Output Enable 1
1A1	2	I	1A1 Input
2Y4	3	0	2Y4 Output
1A2	4	I	1A2 Input
2Y3	5	0	2Y3 Output
1A3	6	I	1A3 Input
2Y2	7	0	2Y2 Output
1A4	8	I	1A4 Input
2Y1	9	0	2Y1 Output
GND	10	—	Ground Pin
2A1	11	I	2A1 Input
1Y4	12	0	1Y4 Output
2A2	13	I	2A2 Input
1Y3	14	0	1Y3 Output
2A3	15	I	2A3 Input
1Y2	16	0	1Y2 Output
2A4	17	I	2A4 Input
1Y1	18	0	1Y1 Output
2 OE	19	I	Output Enable 2
V <sub>CC</sub>	20		Power Pin



## **5** Specifications

### 5.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

			MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage		-0.5	7	V
V <sub>I</sub> <sup>(2)</sup>	Input voltage	-0.5	7	V	
V <sub>0</sub> <sup>(2)</sup>	Output voltage	-0.5	V <sub>CC</sub> + 0.5	V	
I <sub>IK</sub>	Input clamp current	V <sub>1</sub> < 0		-20	mA
I <sub>ок</sub>	Output clamp current	$V_{O} < 0$ or $V_{O} > V_{CC}$		±20	mA
I <sub>O</sub>	Continuous output current	$V_{O} = 0$ to $V_{CC}$		±25	mA
	Continuous current through $V_{CC}$ or GND	·		±75	mA
TJ	Junction temperature		150	°C	
T <sub>stg</sub>	Storage temperature		-65	150	°C

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

#### 5.2 ESD Ratings

			Value	UNIT
		Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins <sup>(1)</sup>	±2000	
V <sub>(ES</sub>	D) Electrostatic discharge	Charged device model (CDM), per JEDEC specification JESD22-C101, all pins <sup>(2)</sup>	±1000	V

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



## **5.3 Recommended Operating Conditions**

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

		SN54AHCT240		SN74AHC	T240	UNIT
		MIN	MAX	MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage	4.5	5.5	4.5	5.5	V
VIH	High-level input voltage	2		2		V
VIL	Low-level Input voltage		0.8		0.8	V
VI	Input voltage	0	5.5	0	5.5	V
Vo	Output voltage	0	V <sub>CC</sub>	0	V <sub>CC</sub>	V
I <sub>OH</sub>	High-level output current		-8		-8	mA
I <sub>OL</sub>	Low-level output current		8		8	mA
T <sub>A</sub>	Operating free-air temperature	-55	125	-40	125	°C

(1) All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. See the *Implications of Slow or Floating CMOS Inputs* application report.

#### **5.4 Thermal Information**

				SN74AHCT240			
	THERMAL METRIC <sup>(1)</sup>	DW (SOIC)	DB (SSOP)	N (PDIP)	NS (SOP	PW (TSSOP)	UNIT
		20 PINS	20 PINS	20 PINS	20 PINS	20 PINS	
R <sub>θJA</sub>	Junction-to-ambient thermal resistance	81.1	99.9	54.9	80.4	116.8	
R <sub>θJC(top)</sub>	Junction-to-case (top) thermal resistance	48.9	61.7	41.7	46.9	58.5	
R <sub>θJB</sub>	Junction-to-board thermal resistance	53.8	55.2	35.8	47.9	78.7	°C/W
Ψյт	Junction-to-top characterization parameter	19.5	22.6	27.9	19.9	12.6	
Ψ <sub>JB</sub>	Junction-to-board characterization parameter	53.1	54.8	35.7	47.5	77.9	

(1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report.

### **5.5 Electrical Characteristics**

over recommended operating free-air temperature range (unless otherwise noted)

PA	RAMETER	TEST CONDITIONS	T <sub>A</sub> = 25°C		SN54AHCT240		-40°C to 85°C SN74AHCT240		-40°C to 125°C SN74AHCT240		UNIT	
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
V <sub>OH</sub>	High-level	$I_{OH}$ = -50 $\mu$ A, V <sub>CC</sub> = 4.5 V	4.4	4.5		4.4		4.4		4.4		V
VOH	output voltage	$I_{OH}$ = -8 mA, $V_{CC}$ = 4.5 V	3.94			3.8		3.8		3.8		v
VOL	Low-level	$I_{OL}$ = 50 µA, V <sub>CC</sub> = 4.5 V			0.1		0.1	·	0.1		0.1	V
VOL	output voltage	I <sub>OL</sub> = 8 mA, V <sub>CC</sub> = 4.5 V			0.36		0.44	·	0.44		0.44	v
I <sub>OZ</sub>	High- impedance- state output current	$V_{O} = V_{CC}$ or GND $V_{CC} = 5.5 V$			±0.25		±2.5		±2.5		±2.5	μA
I	Inflection- point current	V <sub>I</sub> = 5.5 V or GND V <sub>CC</sub> = 0 V to 5.5 V			±0.1		±1 <sup>(1)</sup>		±1		±1	μA
I <sub>CC</sub>	Supply current	$V_{I} = V_{CC} \text{ or GND}$ $I_{O} = 0, V_{CC} = 5.5 \text{ V}$			4		40		40		40	μA
ΔI <sub>CC</sub> <sup>(2)</sup>	Supply current change	One input at 3.4 V other inputs at $V_{CC}$ or GND $V_{CC}$ = 5.5 V			1.35		1.5		1.5		1.5	mA
C <sub>i</sub>	Input capacitance	$V_1 = V_{CC}$ or GND $V_{CC} = 5.5 V$		2.5	10				10		10	pF

Copyright © 2025 Texas Instruments Incorporated

#### SN54AHCT240, SN74AHCT240 SCLS252P – OCTOBER 1995 – REVISED JANUARY 2025



#### over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	T <sub>A</sub> = 25°C		SN54AHCT240		-40°C to 85°C SN74AHCT240		-40°C to 125°C SN74AHCT240		UNIT	
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
С		$V_{O} = V_{CC} \text{ or GND}$ $V_{CC} = 5.5 \text{ V}$		3								pF

(1) On products compliant to MIL-PRF-38535, this parameter is not production tested at  $V_{CC} = 0 V$ .

(2) This is the increase in supply current for each input at one of the specified TTL voltage levels, rather than 0 V or V<sub>CC</sub>.

Copyright © 2025 Texas Instruments Incorporated



### **5.6 Switching Characteristics**

over recommended operating free-air temperature range,  $V_{CC} = 5 V \pm 0.5 V$  (unless otherwise noted) (see Section Parameter Measurement Information section)

	PARAMETER	TEST C	ONDITIONS	T <sub>A</sub> = 2	5°C	SN54AHC	T240	–40°C to SN74AH0		–40°C to 1 SN74AHC	-	UNIT
					MAX	MIN	MAX	MIN	MAX	MIN	MAX	
t <sub>PLH</sub>	Propagation delay time (low-to-high output)	- A-to-Y	C <sub>1</sub> = 15 pF	5.4 <sup>(1)</sup>	7.4 <sup>(1)</sup>	1 <sup>(1)</sup>	8.5 <sup>(1)</sup>	1	8.5	1	9.5	ns
t <sub>PHL</sub>	Propagation delay time (high-to-low output)	- A-10- 1	6L - 19 pi	5.4 <sup>(1)</sup>	7.4 <sup>(1)</sup>	1 <sup>(1)</sup>	8.5 <sup>(1)</sup>	1	8.5	1	9.5	115
t <sub>PZH</sub>	Enable time (to the high level)	- <del>OE</del> -to-Y	C <sub>1</sub> = 15 pF	7.7 <sup>(1)</sup>	10.4 <sup>(1)</sup>	1(1)	12 <sup>(1)</sup>	1	12	1	13	ns
t <sub>PZL</sub>	Enable time (to the low level)	02-10-1	ο <sub>L</sub> = 15 βi	7.7 <sup>(1)</sup>	10.4 <mark>(1)</mark>	1(1)	12 <sup>(1)</sup>	1	12	1	13	115
t <sub>PHZ</sub>	Disable time (from high level)	- <del>OE</del> -to-Y	C <sub>1</sub> = 15 pF	8.3 <sup>(1)</sup>	10.4 <sup>(1)</sup>	1 <sup>(1)</sup>	12 <sup>(1)</sup>	1	12	1	13	ns
t <sub>PLZ</sub>	Disable time (from low level)		6L – 13 þí	8.3 <sup>(1)</sup>	10.4 <mark>(1)</mark>	1(1)	12 <sup>(1)</sup>	1	12	1	13	115
t <sub>PLH</sub>	Propagation delay time (low-to-high output)	- A-to-Y	C <sub>1</sub> = 50 pF	5.9	8.4	1	9.5	1	9.5	1	10.5	
t <sub>PHL</sub>	Propagation delay time (high-to-low output)	- A-10- f	C <sub>L</sub> – 50 pr	5.9	8.4	1	9.5	1	9.5	1	10.5	ns
t <sub>PZH</sub>	Enable time (to the high level)	- OE-to-Y	C <sub>1</sub> = 50 pF	8.2	11.4	1	13	1	13	1	14	ns
t <sub>PZL</sub>	Enable time (to the low level)	- OE-10-1	C <sub>L</sub> = 50 pr	8.2	11.4	1	13	1	13	1	14	115
t <sub>PHZ</sub>	Disable time (from high level)	- OE-to-Y	0 - 50 - 5	8.8	11.4	1	13	1	13	1	14	
t <sub>PLZ</sub>	Disable time (from low level)	- UE-IO-Y	C <sub>L</sub> = 50 pF	8.8	11.4	1	13	1	13	1	14	ns
t <sub>sk(o)</sub>	Skew (time), output		C <sub>L</sub> = 50 pF		1 <sup>(2)</sup>		1		1		1	ns

(1) On products compliant to MIL-PRF-38535, this parameter is not production tested.

(2) On products compliant to MIL-PRF-38535, this parameter does not apply.

### **5.7 Noise Characteristics**

 $V_{CC} = 5 \text{ V}, C_{L} = 50 \text{ pF}, T_{A} = 25^{\circ}C^{(1)}$ 

	PARAMETER	SN74	UNIT		
	FARAMETER	MIN	TYP	MAX	UNIT
V <sub>OH(V)</sub>	Quiet output, minimum dynamic V <sub>OH</sub>		4.1		V
V <sub>IH(D)</sub>	High-level dynamic input voltage	2			V
V <sub>IL(D)</sub>	Low-level dynamic input voltage			0.8	V

(1) Characteristics are for surface-mount packages only.


#### **5.8 Operating Characteristics**

V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C

	PARAMETER	TEST CONDITIONS	TYP	UNIT
C <sub>pd</sub>	Power dissipation capacitance	No load, f = 1 MHz	10	pF



## **5.9 Typical Characteristics**






## **Parameter Measurement Information**

Unless otherwise noted, all input pulses are supplied by generators having the following characteristics:

- PRR ≤ 1 MHz
- Z<sub>O</sub> = 50 Ω
- t<sub>r</sub> ≤ 3 ns
- t<sub>f</sub> ≤ 3 ns


#### Note

All parameters and waveforms are not applicable to all devices.



- A.  $C_L$  includes probe and jig capacitance.
- B. The outputs are measured one at a time, with one transition per measurement.

#### Figure 6-1. Load Circuit For Totem-Pole Outputs



- A. C<sub>L</sub> includes probe and jig capacitance.
- B. The outputs are measured one at a time, with one transition per measurement.

#### Figure 6-2. Load Circuit For Tri-State And Open-Drain Outputs

TEST	S1
t <sub>PLH</sub> <sup>(1)</sup> , t <sub>PHL</sub> <sup>(1)</sup>	Open
t <sub>PLZ</sub> <sup>(3)</sup> , t <sub>PZL</sub> <sup>(2)</sup>	V <sub>CC</sub>
t <sub>PHZ</sub> <sup>(3)</sup> , t <sub>PZH</sub> <sup>(2)</sup>	GND
Open drain	V <sub>CC</sub>

### Table 6-1. Loading Conditions For Parameter

- (1)  $t_{PLH}$  and  $t_{PHL}$  are the same as  $t_{pd}$ .
- (2)  $t_{PZL}$  and  $t_{PZH}$  are the same as  $t_{en}$ .
- (3)  $t_{PLZ}$  and  $t_{PHZ}$  are the same as  $t_{dis}$ .






Figure 6-3. Voltage Waveforms Pulse Durations






A. The outputs are measured one at a time, with one transition per measurement.

#### Figure 6-4. Voltage Waveforms Propagation Delay Times Inverting and Noninverting Outputs



#### Figure 6-5. Voltage Waveforms Setup And Hold Times



- A. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control.
- B. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. The outputs are measured one at a time, with one transition per measurement.

#### Figure 6-6. Voltage Waveforms Enable And Disable Times Low- and High-Level Enabling





### **6** Detailed Description

### 6.1 Overview

The SN74AHCT240 devices are organized as two 4-bit buffers/line drivers with separate output-enable ( $\overline{OE}$ ) inputs. When  $\overline{OE}$  is low, the device passes inverted data from the A inputs to the Y outputs. When  $\overline{OE}$  is high, the outputs are in the high-impedance state. To ensure the high-impedance state during power up or power down,  $\overline{OE}$  should be tied to V<sub>CC</sub> through a pull-up resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

#### 6.2 Functional Block Diagram





Copyright © 2016, Texas Instruments Incorporated

### 6.3 Feature Description

- $V_{CC}$  is optimized at 5 V
- Allows up-voltage translation from 3.3 V to 5 V Inputs accept V<sub>IH</sub> levels of 2 V
- Slow edge rates minimize output ringing Inputs are TTL-voltage compatible

## 6.4 Device Functional Modes

### Table 6-1. Function Table (Each 4-bit Inverting Buffer/Driver)

INF	UTS	OUTPUT				
ŌĒ	Α	Y				
L	Н	L				
L	L	Н				
Н	Х	Z				



## 7 Application and Implementation

#### Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

### 7.1 Application Information

The SNx4AHCT240 device is a low-drive CMOS device that may be used for a multitude of bus interface type applications where output ringing is a concern. The low drive and slow edge rates will minimize overshoot and undershoot on the outputs. The input switching levels have been lowered to accommodate TTL inputs of 0.8-V  $V_{IL}$  and 2-V  $V_{IH}$ . This feature makes the SNx4AHCT240 device ideal for translating up from 3.3 V to 5 V. Figure 7-1 shows this type of translation.

### 7.2 Typical Application




Figure 7-1. Application Diagram

### 7.2.1 Design Requirements


This device uses CMOS technology and has balanced output drive. Care should be taken to avoid bus contention because it can drive currents that would exceed maximum limits. The high drive will also create fast edges into light loads; therefore, routing and load conditions should be considered to prevent ringing.

#### 7.2.2 Detailed Design Procedure

- 1. Recommended Input Conditions:
  - For rise time and fall time specifications, see  $\Delta t/\Delta V$  in the Section 5.3 table.
  - For specified high and low levels, see  $V_{IH}$  and  $V_{IL}$  in the Section 5.3 table.
  - Inputs are overvoltage tolerant, allowing them to go as high as 5.5 V at any valid  $V_{CC}$ .
- 2. Recommend Output Conditions:
  - Load currents should not exceed 25 mA per output and 75 mA total for the part.
  - Outputs should not be pulled above V<sub>CC</sub>.



### 7.2.3 Application Curves



### 7.3 Power Supply Recommendations

The power supply can be any voltage between the MIN and MAX supply voltage rating located in the *Section 5.3*.

Each V<sub>CC</sub> terminal should have a good bypass capacitor to prevent power disturbance. For devices with a single supply, a 0.1  $\mu$ F capacitor is recommended. If there are multiple V<sub>CC</sub> terminals then 0.01  $\mu$ F or 0.022  $\mu$ F capacitors are recommended for each power terminal. It is ok to parallel multiple bypass capacitors to reject different frequencies of noise. 0.1  $\mu$ F and 1.0  $\mu$ F capacitors are commonly used in parallel. The bypass capacitor should be installed as close to the power terminal as possible for the best results.


### 7.4 Layout


#### 7.4.1 Layout Guidelines

When using multiple bit logic devices, inputs should not float. In many cases, functions or parts of functions of digital logic devices are unused. Such examples are when only two inputs of a triple-input AND gate are used, or only 3 of the 4-buffer gates are used. Such input pins should not be left unconnected because the undefined voltages at the outside connections result in undefined operational states.

Specified in Figure 7-3 are rules that must be observed under all circumstances. All unused inputs of digital logic devices must be connected to a high or low bias to prevent them from floating. The logic level that should be applied to any particular unused input depends on the function of the device. Generally they will be tied to GND or  $V_{CC}$ , whichever makes more sense or is more convenient. It is acceptable to float outputs unless the part is a transceiver. If the transceiver has an output enable pin, it will disable the outputs section of the part when asserted. This will not disable the input section of the I/Os so they also cannot float when disabled.

#### 7.4.2 Layout Example







## 8 Device and Documentation Support

### 8.1 Documentation Support (Analog)

#### 8.1.1 Related Links

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

PARTS	PRODUCT FOLDER	SAMPLE & BUY	TECHNICAL DOCUMENTS	TOOLS & SOFTWARE	SUPPORT & COMMUNITY	
SN54AHCT240	Click here	Click here	Click here	Click here	Click here	
SN74AHCT240	Click here	Click here	Click here	Click here	Click here	

#### Table 8-1. Related Links

### 8.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Notifications* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

#### 8.3 Support Resources

TI E2E<sup>™</sup> support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

#### 8.4 Trademarks

TI E2E<sup>™</sup> is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

### 8.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

### 8.6 Glossary

TI Glossary This glossary lists and explains terms, acronyms, and definitions.

### **9 Revision History**

С	hanges from Revision O (July 2024) to Revision P (January 2025)	Page
•	Updated HBM and CDM values in ESD Ratings table	4

С	hanges from Revision N (January 2018) to Revision O (July 2024)	Page
•	Added package size to Device Information table	1
•	Updated RθJA values: PW = 105.4 to 116.8, DW = 83.0 to 81.1; Updated PW and DW packages for	
	RθJC(top), RθJB, ΨJT, ΨJB, and RθJC(bot), all values in °C/W	5



## 10 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



## PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
5962-9680601Q2A	ACTIVE	LCCC	FK	20	55	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962- 9680601Q2A SNJ54AHCT 240FK	Samples
5962-9680601QRA	ACTIVE	CDIP	J	20	20	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962-9680601QR A SNJ54AHCT240J	Samples
5962-9680601QSA	ACTIVE	CFP	W	20	25	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962-9680601QS A SNJ54AHCT240W	Samples
SN74AHCT240DBR	ACTIVE	SSOP	DB	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	HB240	Samples
SN74AHCT240DW	OBSOLETE	SOIC	DW	20		TBD	Call TI	Call TI	-40 to 125	AHCT240	
SN74AHCT240DWR	ACTIVE	SOIC	DW	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	AHCT240	Samples
SN74AHCT240N	ACTIVE	PDIP	N	20	20	RoHS & Green	NIPDAU	N / A for Pkg Type	-40 to 125	SN74AHCT240N	Samples
SN74AHCT240NSR	ACTIVE	SOP	NS	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	AHCT240	Samples
SN74AHCT240PW	OBSOLETE	TSSOP	PW	20		TBD	Call TI	Call TI	-40 to 125	HB240	
SN74AHCT240PWR	ACTIVE	TSSOP	PW	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	HB240	Samples
SN74AHCT240PWRG4	ACTIVE	TSSOP	PW	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	HB240	Samples
SNJ54AHCT240FK	ACTIVE	LCCC	FK	20	55	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962- 9680601Q2A SNJ54AHCT 240FK	Samples
SNJ54AHCT240J	ACTIVE	CDIP	J	20	20	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962-9680601QR A SNJ54AHCT240J	Samples
SNJ54AHCT240W	ACTIVE	CFP	W	20	25	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962-9680601QS A SNJ54AHCT240W	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.





LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect. NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design. PREVIEW: Device has been announced but is not in production. Samples may or may not be available. OBSOLETE: TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption. **Green:** TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

<sup>(6)</sup> Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF SN54AHCT240, SN74AHCT240 :

Catalog : SN74AHCT240

Automotive : SN74AHCT240-Q1, SN74AHCT240-Q1

• Military : SN54AHCT240

NOTE: Qualified Version Definitions:



- Catalog TI's standard catalog product
- Automotive Q100 devices qualified for high-reliability automotive applications targeting zero defects
- Military QML certified for Military and Defense Applications



Texas

STRUMENTS

### TAPE AND REEL INFORMATION





#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74AHCT240DBR	SSOP	DB	20	2000	330.0	16.4	8.2	7.5	2.5	12.0	16.0	Q1
SN74AHCT240DWR	SOIC	DW	20	2000	330.0	24.4	10.8	13.3	2.7	12.0	24.0	Q1
SN74AHCT240DWR	SOIC	DW	20	2000	330.0	24.4	10.9	13.3	2.7	12.0	24.0	Q1
SN74AHCT240NSR	SOP	NS	20	2000	330.0	24.4	8.4	13.0	2.5	12.0	24.0	Q1
SN74AHCT240PWR	TSSOP	PW	20	2000	330.0	16.4	6.95	7.0	1.4	8.0	16.0	Q1
SN74AHCT240PWR	TSSOP	PW	20	2000	330.0	16.4	6.95	7.0	1.4	8.0	16.0	Q1



www.ti.com

## PACKAGE MATERIALS INFORMATION

28-Feb-2025



All ulmensions are normal							
Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74AHCT240DBR	SSOP	DB	20	2000	356.0	356.0	35.0
SN74AHCT240DWR	SOIC	DW	20	2000	367.0	367.0	45.0
SN74AHCT240DWR	SOIC	DW	20	2000	356.0	356.0	45.0
SN74AHCT240NSR	SOP	NS	20	2000	367.0	367.0	45.0
SN74AHCT240PWR	TSSOP	PW	20	2000	356.0	356.0	35.0
SN74AHCT240PWR	TSSOP	PW	20	2000	353.0	353.0	32.0

## TEXAS INSTRUMENTS

www.ti.com

28-Feb-2025

## TUBE



## - B - Alignment groove width

#### \*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	Τ (μm)	B (mm)
5962-9680601Q2A	FK	LCCC	20	55	506.98	12.06	2030	NA
5962-9680601QSA	W	CFP	20	25	506.98	26.16	6220	NA
SN74AHCT240N	N	PDIP	20	20	506	13.97	11230	4.32
SNJ54AHCT240FK	FK	LCCC	20	55	506.98	12.06	2030	NA
SNJ54AHCT240W	W	CFP	20	25	506.98	26.16	6220	NA

W (R-GDFP-F20)

CERAMIC DUAL FLATPACK



- NOTES: A. All linear dimensions are in inches (millimeters).
  - This drawing is subject to change without notice. В.
  - C. This package can be hermetically sealed with a ceramic lid using glass frit.
    D. Index point is provided on cap for terminal identification only.
    E. Falls within Mil-Std 1835 GDFP2-F20



# **PW0020A**



## **PACKAGE OUTLINE**

## TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.



## PW0020A

# **EXAMPLE BOARD LAYOUT**

## TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



## PW0020A

# **EXAMPLE STENCIL DESIGN**

## TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



# **DB0020A**



## **PACKAGE OUTLINE**

SSOP - 2 mm max height

SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-150.



# DB0020A

# **EXAMPLE BOARD LAYOUT**

## SSOP - 2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



# DB0020A

# **EXAMPLE STENCIL DESIGN**

## SSOP - 2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



## MECHANICAL DATA

### PLASTIC SMALL-OUTLINE PACKAGE

#### 0,51 0,35 ⊕0,25⊛ 1,27 8 14 0,15 NOM 5,60 8,20 5,00 7,40 $\bigcirc$ Gage Plane ₽ 0,25 7 1 1,05 0,55 0-10 Δ 0,15 0,05 Seating Plane — 2,00 MAX 0,10PINS \*\* 14 16 20 24 DIM 10,50 10,50 12,90 15,30 A MAX A MIN 9,90 9,90 12,30 14,70 4040062/C 03/03

NOTES: A. All linear dimensions are in millimeters.

NS (R-PDSO-G\*\*)

**14-PINS SHOWN** 

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



J (R-GDIP-T\*\*) 14 LEADS SHOWN

CERAMIC DUAL IN-LINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

## FK 20

## 8.89 x 8.89, 1.27 mm pitch

## **GENERIC PACKAGE VIEW**

## LCCC - 2.03 mm max height

LEADLESS CERAMIC CHIP CARRIER

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.





## N (R-PDIP-T\*\*)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- $\triangle$  The 20 pin end lead shoulder width is a vendor option, either half or full width.



# **DW0020A**



## **PACKAGE OUTLINE**

## SOIC - 2.65 mm max height

SOIC



NOTES:

- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.43 mm per side.
- 5. Reference JEDEC registration MS-013.



## DW0020A

# **EXAMPLE BOARD LAYOUT**

## SOIC - 2.65 mm max height

SOIC



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



## DW0020A

# **EXAMPLE STENCIL DESIGN**

## SOIC - 2.65 mm max height

SOIC



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



### **IMPORTANT NOTICE AND DISCLAIMER**

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025, Texas Instruments Incorporated