

SN74AHC373-Q1 Automotive Octal Transparent D-Type Latches with 3-State Outputs

1 Features

- AEC-Q100 qualified for automotive applications:
 - Device temperature grade 1: -40°C to +125°C
 - Device HBM ESD classification level 2
 - Device CDM ESD classification level C4B
- Available in wettable flank QFN package
- Operating range 2V to 5.5V V_{CC}
- Low delay, 6.8ns at 5V, 15pF load
- Supports 130MHz at 5V, 15pF load
- Latch-up performance exceeds 250mA per JESD 17

2 Applications

- Parallel data storage
- Digital bus buffer


3 Description

The SN74AHC373-Q1 contains eight D-type latches. All channels share a latch enable (LE) input and output enable (OE) input.

Device Information

PART NUMBER	PACKAGE ⁽¹⁾	PACKAGE SIZE(2)	BODY SIZE(3)
	PW (TSSOP, 20)	6.5mm × 6.4mm	6.5mm x 4.4mm
SN74AHC373-Q1	DGS (VSSOP, 20)	5.1mm × 4.9mm	5.1mm × 3.0mm
	RKS (VQFN, 20)	4.5mm × 2.5mm	4.5mm × 2.5mm

- For more information, see Mechanical, Packaging, and Orderable Information.
- The package size (length × width) is a nominal value and includes pins, where applicable.
- The body size (length × width) is a nominal value and does not include pins.




Functional Block Diagram



Table of Contents

1 Features1	7.3 Feature Description12
2 Applications1	7.4 Device Functional Modes15
3 Description1	8 Application and Implementation16
4 Pin Configuration and Functions3	8.1 Application Information
5 Specifications4	8.2 Typical Application16
5.1 Absolute Maximum Ratings4	8.3 Power Supply Recommendations20
5.2 ESD Ratings4	8.4 Layout20
5.3 Recommended Operating Conditions5	9 Device and Documentation Support22
5.4 Thermal Information5	9.1 Documentation Support22
5.5 Electrical Characteristics6	9.2 Receiving Notification of Documentation Updates22
5.6 Noise Characteristics6	9.3 Support Resources22
5.7 Timing Characteristics6	9.4 Trademarks22
5.8 Switching Characteristics7	9.5 Electrostatic Discharge Caution22
5.9 Typical Characteristics8	9.6 Glossary22
6 Parameter Measurement Information10	10 Revision History22
7 Detailed Description11	11 Mechanical, Packaging, and Orderable
7.1 Overview11	Information23
7.2 Functional Block Diagram11	

4 Pin Configuration and Functions






Figure 4-1. SN74AHC373-Q1 RKS Package (Top View)

Figure 4-2. SN74AHC373-Q1 PW , DGS Package (Top View)

Pin Functions

	PIN	TYPE ⁽¹⁾	DESCRIPTION
NAME	NO.	IYPE	DESCRIPTION
ŌĒ	1	I	Output enable, active low
1Q	2	0	Output for channel 1
1D	3	I	Input for channel 1
2D	4	I	Input for channel 2
2Q	5	0	Output for channel 2
3Q	6	0	Output for channel 3
3D	7	I	Input for channel 3
4D	8	I	Input for channel 4
4Q	9	0	Output for channel 4
GND	10	G	Ground
LE	11	I	Latch enable
5Q	12	0	Output for channel 5
5D	13	I	Input for channel 5
6D	14	I	Input for channel 6
6Q	15	0	Output for channel 6
7Q	16	0	Output for channel 7
7D	17	I	Input for channel 7
8D	18	I	Input for channel 8
8Q	19	0	Output for channel 8
V _{CC}	20	Р	Postive supply
Thermal Pad ⁽²⁾ —		_	The thermal pad can be connected to GND or left floating. Do not connect to any other signal or supply.

- (1) Signal Types: I = Input, O = Output, G = Ground, P = Power.
- (2) WRKS package only.

5 Specifications

5.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1)

			MIN	MAX	UNIT
V _{CC}	Supply voltage range		-0.5	7	V
VI	Input voltage range ⁽²⁾		-0.5	7	V
Vo	Voltage range applied to any outp	ut in the high-impedance or power-off state ⁽²⁾	-0.5	7	V
Vo	Output voltage range ⁽²⁾		-0.5	V _{CC} + 0.5	V
I _{IK}	Input clamp current	V _I < -0.5V		-20	mA
I _{OK}	Output clamp current	V_{O} < -0.5V or V_{O} > V_{CC} + 0.5V		±20	mA
Io	Continuous output current	$V_O = 0$ to V_{CC}		±25	mA
	Continuous output current through		±75	mA	
T _{stg}	Storage temperature		-65	150	°C

⁽¹⁾ Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute maximum ratings do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If briefly operating outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not sustain damage, but it may not be fully functional. Operating the device in this manner may affect device reliability, functionality, performance, and shorten the device lifetime.

5.2 ESD Ratings

			VALUE	UNIT
	Electrostatic	Human body model (HBM), per AEC Q100-002 HBM ESD Classification Level 2 ⁽¹⁾	±2000	
V _(ESD)	discharge	Charged device model (CDM), per AEC Q100-011 CDM ESD Classification Level C4B	±1000	V

(1) AEC Q100-002 indicate that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

⁽²⁾ The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

5.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

Spec	Description	Condition	MIN	MAX	UNIT
V _{CC}	Supply voltage		2	5.5	V
		V _{CC} = 2V	1.5		
V _{IH}	High-level input voltage	V _{CC} = 3V	2.1		V
		V _{CC} = 5.5V	3.85		
	Low-Level input voltage	V _{CC} = 2V		0.5	
V _{IL}	Low-Level input voltage	V _{CC} = 3V		0.9	V
	Low-Level input voltage	V _{CC} = 5.5V		1.65	
V _I	Input Voltage		0	5.5	V
Vo	Ouptut Voltage		0	V _{CC}	V
		V _{CC} = 2V		-50	μA
I _{OH}	High-level output current	V _{CC} = 3.3V ± 0.3V		-4	mA
		V _{CC} = 5V ± 0.5V		-8	mA
		V _{CC} = 2V		50	μA
I _{OL}	Low-level output current	V _{CC} = 3.3V ± 0.3V		4	mA
		V _{CC} = 5V ± 0.5V		8	mA
44/4		V _{CC} = 3.3V ± 0.3V		100	ns/V
Δt/Δv	Input transition rise or fall rate	$V_{CC} = 5V \pm 0.5V$		20	ns/V
T _A	Operating free-air temperature	•	-40	125	°C

5.4 Thermal Information

PACKAGE	PINS	THERMAL METRIC ⁽¹⁾						
PACKAGE	FINS	R _{0JA}	R _{0JC(top)}	$R_{\theta JB}$	$\Psi_{ m JT}$	Ψ_{JB}	R _{0JC(bot)}	UNIT
DGS (VSSOP)	20	131.6	69.5	86.7	10.9	85.9	N/A	°C/W
PW (TSSOP)	20	116.8	58.5	78.7	12.6	77.9	N/A	°C/W
RKS (VQFN)	20	90.4	92.2	63.4	29	63.5	41.3	°C/W

⁽¹⁾ For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application note.



5.5 Electrical Characteristics

over operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V	-40°C t	o 125°C		UNIT
FARAMETER	TEST CONDITIONS	V _{cc}	MIN	TYP	MAX	UNII
	I _{OH} = -50μA	2V to 5.5V	V _{CC} -0.1	V _{CC} - 0.01		
V _{OH}	I _{OH} = -4mA	3V	2.48	2.9		V
	I _{OH} = −8mA	4.5V	3.8	4.3		
	I _{OL} = 50μA	2V to 5.5V		0.01	0.1	
V _{OL}	I _{OL} = 4mA	3V		0.1	0.44	V
	I _{OL} = 8mA	4.5V		0.2	0.44	
I ₁	V _I = 5.5V or GND and V _{CC} = 0V to 5.5V	0V to 5.5V		±0.001	±1	μΑ
I _{OZ}	$V_{\rm O}$ = $V_{\rm CC}$ or GND and $V_{\rm CC}$ = 5.5V	5.5V		0.2	±5	μΑ
I _{cc}	$V_I = V_{CC}$ or GND, $I_O = 0$, and $V_{CC} = 5.5V$	5.5V		0.3	40	μΑ
Cı	V _I = V _{CC} or GND	5V		2	10	pF
Co	Vo = V _{CC} or GND	5V		5		pF
C _{PD}	No load, F = 1MHz	5V		41		pF

5.6 Noise Characteristics

 $V_{CC} = 5V, C_L = 50pF, T_A = 25^{\circ}C$

PARAMETER	DESCRIPTION	MIN	TYP	MAX	UNIT
V _{OL(P)}	Quiet output, maximum dynamic V _{OL}		0.8		V
V _{OL(V)}	Quiet output, minimum dynamic V _{OL}		-0.2		V
V _{OH(V)}	Quiet output, minimum dynamic V _{OH}		3.8		V
V _{IH(D)}	High-level dynamic input voltage	3.5			V
$V_{IL(D)}$	Low-level dynamic input voltage			1.5	V

5.7 Timing Characteristics

over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	DESCRIPTION	CONDITION	V	-40°C to 125°C	UNIT
PARAMETER	DESCRIPTION	CONDITION	V _{cc}	MIN MAX	UNIT
t _W	Pulse duration	LE high	2V	2.7	ns
t _{SU}	Setup time	Data before LE falling edge	2V	1.6	ns
t _H	Hold time	Data after LE falling edge	2V	0	ns
t _W	Pulse duration	LE high	3.3V	2.7	ns
t _{SU}	Setup time	Data before LE falling edge	3.3V	0.9	ns
t _H	Hold time	Data after LE falling edge	3.3V	0	ns
t _W	Pulse duration	LE high	5V	2.7	ns
t _{SU}	Setup time	Data before LE falling edge	5V	0.8	ns
t _H	Hold time	Data after LE falling edge	5V	0.1	ns

5.8 Switching Characteristics

 C_L = 50pF; over operating free-air temperature range; typical values measured at T_A = 25°C (unless otherwise noted). See *Parameter Measurement Information*

DADAMETED	FROM	то	LOAD CARACITANCE	\ \ <u>\</u>	-40°C to 125°C			
PARAMETER	(INPUT)	(OUTPUT)	LOAD CAPACITANCE	V _{cc}	MIN	TYP	MAX	UNIT
t _{PLH}	D	0	C _L = 15pF	2V	6.2	9.9	14.9	ns
t _{PHL}		Q	CL - 15pr	2V	6.7	11.1	16.5	ns
t _{PLH}	LE		C = 15pE	2V	7.1	11.4	16.8	ns
t _{PHL}		Q	C _L = 15pF	2V	7.5	12.5	18.6	ns
t _{PZL}	- OE		C = 15pF	2V	6	9.4	13.5	ns
t _{PZH}	OE .	Q	C _L = 15pF	2V	6.8	10.5	14.8	ns
t _{PLZ}	OF.	0	0 - 45-5	2V	7.1	9.1	11.7	ns
t _{PHZ}	— <mark>ŌĒ</mark>	Q	C _L = 15pF	2V	6.9	9.6	13.3	ns
t _{PLH}			C = 15pF	3.3V	4.5	6.5	9.3	ns
t _{PHL}	— D	Q	C _L = 15pF	3.3V	4.4	6.7	9.7	ns
t _{PLH}	1.5		0 - 45-5	3.3V	5.2	7.3	10.4	ns
t _{PHL}	LE	Q	C _L = 15pF	3.3V	4.9	7.6	11.1	ns
t _{PZL}	- ŌĒ		0 - 45-5	3.3V	4	5.8	8.2	ns
t _{PZH}	OE	Q	C _L = 15pF	3.3V	4.7	6.7	9.3	ns
t _{PLZ}	OF.		0 45:-5	3.3V	5.3	6.4	7.8	ns
t _{PHZ}	OE	Q	C _L = 15pF	3.3V	4.6	6.1	8.2	ns
t _{PLH}	_			5V	3.8	5.1	6.8	ns
t _{PHL}	D	Q	C _L = 15pF	5V	3.3	4.8	6.6	ns
t _{PLH}			C _L = 15pF	5V	4.3	5.7	7.7	ns
t _{PHL}	LE	Q		5V	3.9	5.4	7.7	ns
t _{PZL}				5V	3.1	4.2	5.8	ns
t _{PZH}	— <mark>ŌĒ</mark>	Q	$C_L = 15pF$	5V	3.8	4.9	6.7	ns
t _{PLZ}	<u> </u>		0 45 5	5V	4.8	5.4	6.3	ns
t _{PHZ}	— <mark>ŌĒ</mark>	Q	C _L = 15pF	5V	3.3	4.3	5.8	ns
t _{PLH}			0 50.5	2V	7.9	12.6	18.6	ns
t _{PHL}	— D	Q	C _L = 50pF	2V	8.3	13.5	19.9	ns
t _{PLH}			0 50 5	2V	9.2	14.3	20.7	ns
t _{PHL}	LE	Q	C _L = 50pF	2V	9.4	15.2	22.3	ns
t _{PZL}	<u> </u>		0 50 5	2V	7.9	12.1	17.1	ns
t _{PZH}	— □ □	Q	C _L = 50pF	2V	8.9	13.5	18.9	ns
t _{PLZ}				2V	12.7	14.9	17.6	ns
t _{PHZ}	— <mark>ŌĒ</mark>	Q	C _L = 50pF	2V	12.7	15.5	19.2	ns
t _{PLH}	_			3.3V	5.7	8.2	11.7	ns
t _{PHL}	D	Q	C _L = 50pF	3.3V	5.7	8.4	12.1	ns
t _{PLH}				3.3V	6.7	9.4	13.1	ns
t _{PHL}	— LE	Q	C _L = 50pF	3.3V	6.6	9.6	13.6	ns
t _{PZL}	<u> </u>		0 50.5	3.3V	5.6	7.9	10.8	ns
t _{PZH}	— <mark>ŌĒ</mark>	Q	C _L = 50pF	3.3V	6.3	8.9	12	ns
t _{PLZ}	<u> </u>		0 50 5	3.3V	8.9	10	11.5	ns
t _{PHZ}	— □ □	Q	C _L = 50pF	3.3V	8	9.5	11.7	ns
t _{PLH}				5V	4.7	6.3	8.6	ns
t _{PHL}	D	Q	C _L = 50pF	5V	4.4	6.2	8.5	ns




 C_L = 50pF; over operating free-air temperature range; typical values measured at T_A = 25°C (unless otherwise noted). See *Parameter Measurement Information*

PARAMETER FROM		TO LOAD CAPACITANCE	V	-40°C to 125°C			UNIT	
(INPUT)	(OUTPUT)	LOAD CAPACITANCE	V _{CC}	MIN	TYP	MAX	UNII	
t _{PLH}	-LE	Q	C = 50pE	5V	5.5	7.3	9.8	ns
t _{PHL}	166	Q	$C_L = 50pF$	5V	5.1	7.1	9.8	ns
t _{PZL}	- OE	Q	C _L = 50pF	5V	4.5	6	7.9	ns
t _{PZH}	OL	Q	СL – 50рг	5V	5	6.8	8.9	ns
t _{PLZ}	- OE	Q	C = 50nE	5V	6.9	7.6	8.5	ns
t _{PHZ}		<u> </u>	C _L = 50pF	5V	5.3	6.4	7.9	ns
t _{sk(o)}			C _L = 50pF	2V		0.2	0.5	ns
t _{sk(o)}			C _L = 50pF	3.3V		0.2	0.3	ns
t _{sk(o)}			C _L = 50pF	5V		0.2	0.3	ns

5.9 Typical Characteristics

T_A = 25°C (unless otherwise noted)




Submit Document Feedback



5.9 Typical Characteristics (continued)

T_A = 25°C (unless otherwise noted)





6 Parameter Measurement Information

Phase relationships between waveforms were chosen arbitrarily. All input pulses are supplied by generators having the following characteristics: PRR \leq 1MHz, $Z_O = 50\Omega$, $t_t < 2.5$ ns.

Input

For clock inputs, f_{max} is measured when the input duty cycle is 50%.

The outputs are measured one at a time with one input transition per measurement.




Figure 6-2. Voltage Waveforms, Pulse Duration

50%

50%

(1) C_L includes probe and test-fixture capacitance.

Figure 6-1. Load Circuit for 3-State Outputs





Figure 6-3. Voltage Waveforms, Setup and Hold Times



(1) The greater between t_{PLH} and t_{PHL} is the same as t_{pd} .




Figure 6-4. Voltage Waveforms Propagation Delays




Figure 6-6. Voltage Waveforms, Input and Output Transition Times

Figure 6-5. Voltage Waveforms Propagation Delays

7 Detailed Description

7.1 Overview

The SN74AHC373-Q1 contains eight D-type latches. All channels share a latch enable (LE) and output enable (\overline{OE}) input.

When the latch is enabled (LE is high), data is allowed to pass through from the D inputs to the Q outputs.

When the latch is disabled (LE is low), the Q outputs hold the last state they had regardless of changes at the D inputs.


If the latch enable (LE) input is held low during startup, the output state of all channels is unknown until the latch enable (LE) input is driven high with valid input signals at all data (D) inputs.

When the outputs are enabled (OE is low), the outputs are actively driving low or high.

When the outputs are disabled (OE is high), the outputs are set into the high-impedance state.

The active low output enable (\overline{OE}) does not have any impact on the stored state in the latches.

7.2 Functional Block Diagram





7.3 Feature Description

7.3.1 Balanced CMOS 3-State Outputs

This device includes balanced CMOS 3-state outputs. Driving high, driving low, and high impedance are the three states that these outputs can be in. The term *balanced* indicates that the device can sink and source similar currents. The drive capability of this device may create fast edges into light loads, so routing and load conditions should be considered to prevent ringing. Additionally, the outputs of this device can drive larger currents than the device can sustain without being damaged. It is important for the output power of the device to be limited to avoid damage due to overcurrent. The electrical and thermal limits defined in the *Absolute Maximum Ratings* must be followed at all times.

When placed into the high-impedance state, the output will neither source nor sink current, with the exception of minor leakage current as defined in the *Electrical Characteristics* table. In the high-impedance state, the output voltage is not controlled by the device and is dependent on external factors. If no other drivers are connected to the node, then this is known as a floating node and the voltage is unknown. A pull-up or pull-down resistor can be connected to the output to provide a known voltage at the output while it is in the high-impedance state. The value of the resistor will depend on multiple factors, including parasitic capacitance and power consumption limitations. Typically, a $10k\Omega$ resistor can be used to meet these requirements.

Unused 3-state CMOS outputs should be left disconnected.

7.3.2 Standard CMOS Inputs

This device includes standard CMOS inputs. Standard CMOS inputs are high impedance and are typically modeled as a resistor in parallel with the input capacitance given in the *Electrical Characteristics*. The worst case resistance is calculated with the maximum input voltage, given in the *Absolute Maximum Ratings*, and the maximum input leakage current, given in the *Electrical Characteristics*, using Ohm's law $(R = V \div I)$.

Standard CMOS inputs require that input signals transition between valid logic states quickly, as defined by the input transition time or rate in the *Recommended Operating Conditions* table. Failing to meet this specification will result in excessive power consumption and could cause oscillations. More details can be found in *Implications of Slow or Floating CMOS Inputs*.

Do not leave standard CMOS inputs floating at any time during operation. Unused inputs must be terminated at V_{CC} or GND. If a system will not be actively driving an input at all times, then a pull-up or pull-down resistor can be added to provide a valid input voltage during these times. The resistor value will depend on multiple factors; a $10k\Omega$ resistor, however, is recommended and will typically meet all requirements.

Submit Document Feedback

Copyright © 2025 Texas Instruments Incorporated

7.3.3 Wettable Flanks

This device includes wettable flanks for at least one package. See the *Features* section on the front page of the data sheet where packages include this feature.




Figure 7-1. Simplified Cutaway View of Wettable-Flank QFN Package and Standard QFN Package After Soldering

Wettable flanks help improve side wetting after soldering, which makes QFN packages easier to inspect with automatic optical inspection (AOI). As shown in Figure 7-1, a wettable flank can be dimpled or step-cut to provide additional surface area for solder adhesion which assists in reliably creating a side fillet. See the mechanical drawing for additional details.



7.3.4 Clamp Diode Structure

As Figure 7-2 shows, the outputs to this device have both positive and negative clamping diodes, and the inputs to this device have negative clamping diodes only.

CAUTION

Voltages beyond the values specified in the *Absolute Maximum Ratings* table can cause damage to the device. The input and output voltage ratings may be exceeded if the input and output clamp-current ratings are observed.




Figure 7-2. Electrical Placement of Clamping Diodes for Each Input and Output

Submit Document Feedback

Copyright © 2025 Texas Instruments Incorporated

7.4 Device Functional Modes

Table 7-1. Function Table

	OUTPUT ⁽²⁾				
ŌĒ	LE	D	Q		
L	Н	L	L		
L	Н	Н	Н		
L	L	Х	Q ₀ (3)		
Н	Х	Х	Z		

- (1) L = input low, H = input high, ↑ = input transitioning from low to high, ↓ = input transitioning from high to low, X = don't care
 (2) L = output low, H = output high, Q₀ = previous state, Z = high
- (2) L = output low, H = output high, Q₀ = previous state, Z = high impedance
- (3) At startup, Q_0 is unknown



8 Application and Implementation

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

8.1 Application Information

In this application, the SN74AHC373-Q1 is used to control an 8-bit data bus.

Outputs can be held in the high-impedance state, held in the last known state, or change together with the data inputs, depending on the control inputs at LE and $\overline{\text{OE}}$ coming from the bus controller.

8.2 Typical Application




Figure 8-1. Typical Application Block Diagram

Submit Document Feedback

Copyright © 2025 Texas Instruments Incorporated

8.2.1 Design Requirements

8.2.1.1 Power Considerations

Ensure the desired supply voltage is within the range specified in the *Recommended Operating Conditions*. The supply voltage sets the device's electrical characteristics of the device as described in the *Electrical Characteristics* section.

The positive voltage supply must be capable of sourcing current equal to the total current to be sourced by all outputs of the SN74AHC373-Q1 plus the maximum static supply current, I_{CC} , listed in the *Electrical Characteristics*, and any transient current required for switching. The logic device can only source as much current that is provided by the positive supply source. Ensure the maximum total current through V_{CC} listed in the *Absolute Maximum Ratings* is not exceeded.

The ground must be capable of sinking current equal to the total current to be sunk by all outputs of the SN74AHC373-Q1 plus the maximum supply current, I_{CC}, listed in the *Electrical Characteristics*, and any transient current required for switching. The logic device can only sink as much current that can be sunk into its ground connection. Ensure the maximum total current through GND listed in the *Absolute Maximum Ratings* is not exceeded.

The SN74AHC373-Q1 can drive a load with a total capacitance less than or equal to 50pF while still meeting all of the data sheet specifications. Larger capacitive loads can be applied; however, it is not recommended to exceed 50pF.

The SN74AHC373-Q1 can drive a load with total resistance described by $R_L \ge V_O$ / I_O , with the output voltage and current defined in the *Electrical Characteristics* table with V_{OH} and V_{OL} . When outputting in the HIGH state, the output voltage in the equation is defined as the difference between the measured output voltage and the supply voltage at the V_{CC} pin.

Total power consumption can be calculated using the information provided in the CMOS Power Consumption and Cpd Calculation application note.

Thermal increase can be calculated using the information provided in the *Thermal Characteristics of Standard Linear and Logic (SLL) Packages and Devices* application note.

CAUTION

The maximum junction temperature, $T_{J(max)}$ listed in the *Absolute Maximum Ratings*, is an additional limitation to prevent damage to the device. Do not violate any values listed in the *Absolute Maximum Ratings*. These limits are provided to prevent damage to the device.



8.2.1.2 Input Considerations

Input signals must cross $V_{IL(max)}$ to be considered a logic LOW, and $V_{IH(min)}$ to be considered a logic HIGH. Do not exceed the maximum input voltage range found in the *Absolute Maximum Ratings*.

Unused inputs must be terminated to either V_{CC} or ground. The unused inputs can be directly terminated if the input is completely unused, or they can be connected with a pull-up or pull-down resistor if the input will be used sometimes, but not always. A pull-up resistor is used for a default state of HIGH, and a pull-down resistor is used for a default state of LOW. The drive current of the controller, leakage current into the SN74AHC373-Q1 (as specified in the *Electrical Characteristics*), and the desired input transition rate limits the resistor size. A $10k\Omega$ resistor value is often used due to these factors.

The SN74AHC373-Q1 has CMOS inputs and thus requires fast input transitions to operate correctly, as defined in the *Recommended Operating Conditions* table. Slow input transitions can cause oscillations, additional power consumption, and reduction in device reliability.

Refer to the Feature Description section for additional information regarding the inputs for this device.

8.2.1.3 Output Considerations

The positive supply voltage is used to produce the output HIGH voltage. Drawing current from the output will decrease the output voltage as specified by the V_{OH} specification in the *Electrical Characteristics*. The ground voltage is used to produce the output LOW voltage. Sinking current into the output will increase the output voltage as specified by the V_{OL} specification in the *Electrical Characteristics*.

Push-pull outputs that could be in opposite states, even for a very short time period, should never be connected directly together. This can cause excessive current and damage to the device.

Two channels within the same device with the same input signals can be connected in parallel for additional output drive strength.

Unused outputs can be left floating. Do not connect outputs directly to V_{CC} or ground.

Refer to the *Feature Description* section for additional information regarding the outputs for this device.

8.2.2 Detailed Design Procedure

- Add a decoupling capacitor from V_{CC} to GND. The capacitor needs to be placed physically close to the
 device and electrically close to both the V_{CC} and GND pins. An example layout is shown in the Layout
 section.
- 2. Verify that the capacitive load at the output is ≤ 50pF. This is not a hard limit; by design, however, it will optimize performance. This can be accomplished by providing short, appropriately sized traces from the SN74AHC373-Q1 to one or more of the receiving devices.
- 3. Verify that the resistive load at the output is larger than $(V_{CC} / I_{O(max)})\Omega$. Doing this prevents the maximum output current from the *Absolute Maximum Ratings* from being violated. Most CMOS inputs have a resistive load measured in M Ω ; much larger than the minimum calculated previously.
- 4. Thermal issues are rarely a concern for logic gates; the power consumption and thermal increase, however, can be calculated using the steps provided in the CMOS Power Consumption and Cpd Calculation application note.

8.2.3 Application Curves




Figure 8-2. Application Timing Diagram



8.3 Power Supply Recommendations

The power supply can be any voltage between the minimum and maximum supply voltage rating located in the *Recommended Operating Conditions*. Each V_{CC} terminal should have a good bypass capacitor to prevent power disturbance.

A $0.1\mu F$ capacitor is recommended for this device. It is acceptable to parallel multiple bypass capacitors to reject different frequencies of noise. The $0.1\mu F$ and $1\mu F$ capacitors are commonly used in parallel. The bypass capacitor should be installed as close to the power terminal as possible for best results.

8.4 Layout

8.4.1 Layout Guidelines

- Bypass capacitor placement
 - Place near the positive supply terminal of the device
 - Provide an electrically short ground return path
 - Use wide traces to minimize impedance
 - Keep the device, capacitors, and traces on the same side of the board whenever possible
- Signal trace geometry
 - 8mil to 12mil trace width
 - Lengths less than 12cm to minimize transmission line effects
 - Avoid 90° corners for signal traces
 - Use an unbroken ground plane below signal traces
 - Flood fill areas around signal traces with ground
 - Parallel traces must be separated by at least 3x dielectric thickness
 - For traces longer than 12cm
 - Use impedance controlled traces
 - Source-terminate using a series damping resistor near the output
 - Avoid branches; buffer each signal that must branch separately

8.4.2 Layout Example




Figure 8-3. Example Trace Corners for Improved Signal Integrity

Submit Document Feedback

Copyright © 2025 Texas Instruments Incorporated




Figure 8-4. Example Bypass Capacitor Placement for TSSOP and Similar Packages




Figure 8-5. Example Bypass Capacitor Placement for WQFN and Similar Packages




Figure 8-6. Example Bypass Capacitor Placement for SOT, SC70 and Similar Packages




Figure 8-7. Example Damping Resistor Placement for Improved Signal Integrity



9 Device and Documentation Support

TI offers an extensive line of development tools. Tools and software to evaluate the performance of the device, generate code, and develop solutions are listed below.

9.1 Documentation Support

9.1.1 Related Documentation

For related documentation, see the following:

- Texas Instruments, CMOS Power Consumption and Cpd Calculation application note
- Texas Instruments, Designing With Logic application note
- Texas Instruments, Thermal Characteristics of Standard Linear and Logic (SLL) Packages and Devices application note

9.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on Notifications to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

9.3 Support Resources

TI E2E[™] support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

9.4 Trademarks

TI E2E[™] is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

9.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

9.6 Glossary

TI Glossary

This glossary lists and explains terms, acronyms, and definitions.

10 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

DATE	REVISION	NOTES
July 2025	*	Initial Release

Product Folder Links: SN74AHC373-Q1

11 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

7-Nov-2025

www.ti.com

Orderable part number	Status (1)	Material type	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
SN74AHC373QDGSRQ1	Active	Production	VSSOP (DGS) 20	5000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	=	HA373Q
SN74AHC373QPWRQ1	Active	Production	TSSOP (PW) 20	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-	AHC373Q
SN74AHC373QWRKSRQ1	Active	Production	VQFN (RKS) 20	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-	AHC373Q

⁽¹⁾ Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF SN74AHC373-Q1:

Catalog: SN74AHC373

⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

PACKAGE OPTION ADDENDUM

www.ti.com 7-Nov-2025

• Military : SN54AHC373

NOTE: Qualified Version Definitions:


- Catalog TI's standard catalog product
- Military QML certified for Military and Defense Applications

PACKAGE MATERIALS INFORMATION

www.ti.com 27-Jul-2025

TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74AHC373QDGSRQ1	VSSOP	DGS	20	5000	330.0	16.4	5.4	5.4	1.45	8.0	16.0	Q1
SN74AHC373QPWRQ1	TSSOP	PW	20	3000	330.0	16.4	6.95	7.0	1.4	8.0	16.0	Q1
SN74AHC373QWRKSRQ1	VQFN	RKS	20	3000	180.0	12.4	2.8	4.8	1.2	4.0	12.0	Q1


www.ti.com 27-Jul-2025



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74AHC373QDGSRQ1	VSSOP	DGS	20	5000	353.0	353.0	32.0
SN74AHC373QPWRQ1	TSSOP	PW	20	3000	353.0	353.0	32.0
SN74AHC373QWRKSRQ1	VQFN	RKS	20	3000	210.0	185.0	35.0






NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.






NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.






NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.







NOTES:


PowerPAD is a trademark of Texas Instruments.

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. No JEDEC registration as of September 2020.
- 5. Features may differ or may not be present.






NOTES: (continued)

- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
- 8. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature numbers SLMA002 (www.ti.com/lit/slma002) and SLMA004 (www.ti.com/lit/slma004).
- 9. Size of metal pad may vary due to creepage requirement.
- 10. Vias are optional depending on application, refer to device data sheet. It is recommended that vias under paste be filled, plugged or tented.





NOTES: (continued)


- 11. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 12. Board assembly site may have different recommendations for stencil design.



2.5 x 4.5, 0.5 mm pitch

PLASTIC QUAD FLATPACK - NO LEAD

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.



INSTRUMENTS www.ti.com

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you fully indemnify TI and its representatives against any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale, TI's General Quality Guidelines, or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products. Unless TI explicitly designates a product as custom or customer-specified, TI products are standard, catalog, general purpose devices.

TI objects to and rejects any additional or different terms you may propose.

Copyright © 2025, Texas Instruments Incorporated

Last updated 10/2025