





SN74CBTLV3126 SCDS038L - DECEMBER 1997 - REVISED AUGUST 2022

SN74CBTLV3126 Low-Voltage Quadruple FET Bus Switch

1 Features

Texas

Standard 126-type pinout

INSTRUMENTS

- 5- Ω switch connection between two ports ٠
- Rail-to-rail switching on data I/O ports ٠
- Ioff supports partial-power-down mode operation
- Latch-up performance exceeds 100 mA per JESD 78, Class II

2 Applications

- Datacenter and enterprise computing
- Broadband fixed line access
- **Building automation** •
- Wired networking
- Motor drives

3 Description

The SN74CBTLV3126 quadruple FET bus switch features independent line switches. Each switch is disabled when the associated output-enable (OE) input is low.


This device is fully specified for partial-power-down applications using Ioff. The Ioff feature ensures that damaging current will not backflow through the device when it is powered down. The SN74CBTLV3126 device has isolation during power off.

To ensure the high-impedance state during power up or power down, OE should be tied to GND through a pull down resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

PART NUMBER	PACKAGE	BODY SIZE (NOM)				
SN74CBTLV3126	SOIC (D, 14)	8.65 mm × 3.91 mm				
	TVSOP (DGV, 14)	3.60 mm × 4.40 mm				
	TSSOP (PW, 14)	5.00 mm × 4.40 mm				
	VQFN (RGY, 14)	4.00 mm × 3.50 mm				
	SSOP (DBQ, 16)	4.90 mm × 3.90 mm				

Package Information⁽¹⁾

(1) For all available packages, see the package option addendum at the end of the data sheet.



Simplified Schematic, Each FET Switch





Table of Contents

1 Features	1
2 Applications	1
3 Description	1
4 Revision History	2
5 Pin Configuration and Functions	3
6 Specifications	<mark>5</mark>
6.1 Absolute Maximum Ratings	<mark>5</mark>
6.2 ESD Ratings	<mark>5</mark>
6.3 Recommended Operating Conditions	<mark>5</mark>
6.4 Thermal Information	<mark>5</mark>
6.5 Electrical Characteristics	
6.6 Switching Characteristics	<mark>6</mark>
7 Parameter Measurement Information	7
8 Detailed Description	8
8.1 Overview	
8.2 Functional Block Diagram	<mark>8</mark>
8.3 Feature Description	<mark>8</mark>

8.4 Device Functional Modes	8
9 Application and Implementation	. 10
9.1 Application Information	
9.2 Typical Application	
10 Power Supply Recommendations	
11 Layout	
11.1 Layout Guidelines	.11
11.2 Layout Example	
12 Device and Documentation Support	
12.1 Receiving Notification of Documentation Updates.	
12.2 Support Resources	
12.3 Trademarks	
12.4 Electrostatic Discharge Caution	
12.5 Glossary	
13 Mechanical, Packaging, and Orderable	
Information	. 13


4 Revision History


NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

С	hanges from Revision K (June 2021) to Revision L (August 2022) Pag	je
•	Updated the Overview section	8
С	hanges from Revision J (January 2019) to Revision K (June 2021) Pag	je
•	Updated the numbering format for tables, figures, and cross-references throughout the document	.1
•	Changed active low to active high in the Pin Configurations and Functions section to reflect logic description	
	change	3
С	hanges from Revision I (October 2003) to Revision J (January 2019) Pag	je
•	Added Device Information table, ESD Ratings table, Feature Description section, Device Functional Modes,	_
	Application and Implementation section, Power Supply Recommendations section, Layout section, Device	
	and Documentation Support section, and Mechanical, Packaging, and Orderable Information section	1



5 Pin Configuration and Functions









Figure 5-2. RGY Package, 14 Pin VQFN (Top View)

	PIN	TVDE(1)	DECODIPTION	
NAME	NO.	TYPE ⁽¹⁾	DESCRIPTION	
1A	2	I/O	Channel 1 input or output	
1B	3	I/O	Channel 1 input or output	
10E	1	1	Output enable, active high	
2A	5	I/O	Channel 2 input or output	
2B	6	I/O	Channel 2 input or output	
20E	4	1	Output enable, active high	
3A	9	I/O	Channel 3 input or output	
3B	8	I/O	Channel 3 input or output	
3OE	10	1	Output enable, active high	
4A	12	I/O	Channel 4 input or output	
4B	11	I/O	Channel 4 input or output	
40E	13	1	Output enable, active high	
GND	7	_	Ground	
V _{CC}	14	Р	Power supply	
Thermal Pac	1	_	Exposed thermal pad. There is no requirement to solder this pad; if connected, it should be left floating or tied to GND.	

Table 5-1. Pin Functions, D, DGV, PW, RGY

(1) I = input, O = output, I/O = input and output, P = power








Table 5-2. Pin F	unctions,	DBQ
------------------	-----------	-----

	PIN	TYPE ⁽¹⁾	DESCRIPTION	
NAME	NO.		DESCRIPTION	
1A	3	I/O	Channel 1 input or output	
1B	4	I/O	Channel 1 input or output	
10E	2	I	Output enable, active high	
2A	6	I/O	Channel 2 input or output	
2B	7	I/O	Channel 2 input or output	
2OE	5	I	Output enable, active high	
3A	11	I/O	Channel 3 input or output	
3B	10	I/O	Channel 3 input or output	
3OE	12	I	Output enable, active high	
4A	14	I/O	Channel 4 input or output	
4B	13	I/O	Channel 4 input or output	
40E	15	I	Output enable, active high	
GND	8	_	Ground	
NC	9	_	No internal connection	
V _{CC}	16	Р	Power supply	

(1) I = input, O = output, I/O = input and output, P = power



6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) ⁽¹⁾

				MIN	MAX	UNIT
V _{CC}	Supply voltage range				4.6	V
VI	Input voltage range ⁽²⁾			-0.5	4.6	V
I _{I/O}	Continuous channel current				128	mA
I _{IK}	Input clamp current	V _{I/O} <	0		-50	mA
T _{stg}	Storage temperature range	•		-65	150	°C

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

6.2 ESD Ratings

			VALUE	UNIT
V	Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/ JEDEC JS-001 ⁽¹⁾	±2000	M
V _(ESD)	Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾	±250	v

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

(1)

			MIN	MAX	UNIT
V _{CC}	V _{CC} Supply voltage			3.6	V
V _{IH}	High-level control input voltage	V _{CC} = 2.3 V to 2.7 V	1.7	V _{CC}	V
	$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$		2	V _{CC}	v
V		V _{CC} = 2.3 V to 2.7 V		0.7	V
VIL	Low-level control input voltage V _{CC} = 2.7 V to 3.6 V			0.8	v
T _A	Operating free-air temperature		-40	85	°C

 All unused control inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.

6.4 Thermal Information

		SN74CBTLV3126					
	THERMAL METRIC ⁽¹⁾		DGV (TVSOP)	PW (TSSOP)	RGY (VQFN)	DBQ (SSOP)	UNIT
		14 PINS	14 PINS	14 PINS	14 PINS	16 Pins	
R _{8JA} Junction-to-ambient thermal resistance		100.6	154.8	123.3	59.6	118.7	°C/W
R _{0JC(top)}	Junction-to-case (top) thermal resistance	55.5	64.5	53.0	71.3	66.4	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	56.8	88.4	66.3	35.6	62.2	°C/W
Ψ_{JT}	Junction-to-top characterization parameter	17.0	11.1	9.3	4.2	20.9	°C/W
Ψ_{JB}	Junction-to-board characterization parameter	56.4	87.4	65.7	35.7	61.7	°C/W
R _{0JC(bot)}	Junction-to-case (bottom) thermal resistance	N/A	N/A	N/A	16.1	N/A	°C/W

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.



6.5 Electrical Characteristics

PAR	RAMETER		TEST CONDIT	ONS	MIN	TYP ⁽¹⁾	MAX	UNIT
V _{IK}		V _{CC} = 3 V,	I _I = -18 mA	I _I = -18 mA			-1.2	V
I _I		V _{CC} = 3.6 V,	$V_{I} = V_{CC}$ or GND				±1	μA
I _{off}		V _{CC} = 0,	V_1 or V_0 = 0 to 3.6 V				10	μA
I _{CC}		V _{CC} = 3.6 V,	I _O = 0,	V _I = V _{CC} or GND			10	μA
ΔI _{CC} ⁽²⁾	Control inputs	V _{CC} = 3.6 V,	One input at 3 V,	Other inputs at $V_{CC} \mbox{ or } GND$			300	μΑ
C _i	Control inputs	V ₁ = 3 V or 0				2.5		pF
Cio(OFF)		V _O = 3 V or 0,	OE = GND			7		pF
			V ₁ = 0	l _l = 64 mA		5	8	
		V _{CC} = 2.3 V, TYP at V _{CC} = 2.5 V	v ₁ = 0	l _l = 24 mA		5	8	
r _{on} ⁽³⁾			V _I = 1.7 V,	l _l = 15 mA		27	40	Ω
			V = 0	l _l = 64 mA		5	7	Ω
		$V_{CC} = 3 V$ $V_{I} = 0$	v _I = 0	l _l = 24 mA		5	7	
			V _I = 2.4 V,	l _l = 15 mA		10	15	

over recommended operating free-air temperature range (unless otherwise noted)

(1) All typical values are at V_{CC} = 3.3 V (unless otherwise noted), T_A = 25°C.

(2) This is the increase in supply current for each input that is at the specified voltage level, rather than V_{CC} or GND.

(3) Measured by the voltage drop between the A and B terminals at the indicated current through the switch. On-state resistance is determined by the lower of the voltages of the two (A or B) terminals.

6.6 Switching Characteristics


over recommended operating free-air temperature range (unless otherwise noted) (see Figure 7-1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 2.5 ± 0.2 V	v	V _{CC} = 3 ± 0.3	UNIT	
	(INFOT)	(001701)	MIN	MAX	MIN	MAX	
t _{pd} ⁽¹⁾	A or B	B or A		0.15		0.25	ns
t _{en}	OE	A or B	1.6	4.5	1.9	4.2	ns
t _{dis}	OE	A or B	1.3	4.7	1	4.8	ns

(1) The propagation delay is the calculated RC time constant of the typical on-state resistance of the switch and the specified load capacitance, when driven by an ideal voltage source (zero output impedance).



7 Parameter Measurement Information



- C_L includes probe and jig capacitance. Α.
- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω , t_f \leq 2 ns, t_f \leq 2 ns.
- The outputs are measured one at a time with one transition per measurement. D.
- Ε. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
- t_{PZL} and t_{PZH} are the same as $t_{\text{en}}.$ F.
- G. t_{PLH} and t_{PHL} are the same as t_{pd} .
- н All parameters and waveforms are not applicable to all devices.

Figure 7-1. Load Circuit and Voltage Waveforms




8 Detailed Description

8.1 Overview

The SN74CBTLV3126 quadruple FET bus switch features independent line switches. Each switch is disabled when the associated output-enable (OE) input is low. This device is fully specified for partial-power-down applications using loff. The loff feature ensures that damaging current will not backflow through the device when it is powered down. The SN74CBTLV3126 device has isolation during power off. To ensure the high-impedance state during power up or power down, OE should be tied to GND through a pull down resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

8.2 Functional Block Diagram



8.3 Feature Description

The SN74CBTLV3126 features $5-\Omega$ switch connection between ports, allowing for low signal loss across the switch. Rail-to-rail switching on data I/O allows for full voltage swing outputs. I_{off} supports partial-power-down mode operation, protecting the chip from voltages at output ports when it is not powered on. Latch-up performance exceeds 100 mA per JESD 78, Class II.

8.4 Device Functional Modes


8.4.1 Function Table (Each Bus Switch)

Table 8-1 provides the truth table for the SN74CBTLV3126.

Table 8-1. Truth Table

INPUT OE	FUNCTION
L	Disconnect
Н	A port = B port









9 Application and Implementation

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

9.1 Application Information

One useful application to take advantage of the SN74CBTLV3126 features is isolating various protocols from a possessor or MCU such as JTAG, SPI, or standard GPIO signals. The device provides excellent isolation performance when the device is powered. The added benefit of powered-off protection allows a system to minimize complexity by eliminating the need for power sequencing in hot-swap and live insertion applications.

9.2 Typical Application

9.2.1 Protocol and Signal Isolation




Figure 9-1. Typical Appliction

9.2.1.1 Design Requirements

For this design example, use the parameters listed in Table 9-1.

Table 9-1. Design Parameters

PARAMETERS	VALUES							
Supply (V _{DD})	3.3 V							
Input or output signal range	0 V to 3.3 V							
Control logic thresholds	1.8 V compatible							



9.2.1.2 Detailed Design Procedure

The SN74CBTLV3126 can operate without any external components except for the supply decoupling capacitors. TI recommends that the digital control pins (OE) be pulled up to V_{CC} or down to GND to avoid an undesired switch state that could result from the floating pin. All input signals passing through the switch must fall within the *Recommend Operating Conditions* of the SN74CBTLV3126 including signal range and continuous current. For this design example, with a supply of 3.3 V, the signals can range from 0 V to 3.3 V when the device is powered. This example can also utilize the Powered-off Protection feature, and the inputs can range from 0 V to 3.3 V when $V_{DD} = 0 V$.

10 Power Supply Recommendations

The power supply can be any voltage between the minimum and maximum supply voltage rating listed in the *Recommended Operating Conditions* table. Each V_{CC} terminal should have a good bypass capacitor to prevent power disturbance. For devices with a single supply, a 0.1- μ F bypass capacitor is recommended. If multiple pins are labeled V_{CC}, then a 0.01- μ F or 0.022- μ F capacitor is recommended for each V_{CC} because the V_{CC} pins are tied together internally. For devices with dual supply pins operating at different voltages, for example V_{CC} and V_{DD}, a 0.1- μ F bypass capacitor is recommended for each supply pin. To reject different frequencies of noise, use multiple bypass capacitors in parallel. Capacitors with values of 0.1 μ F and 1 μ F are commonly used in parallel. The bypass capacitor should be installed as close to the power terminal as possible for best results.

11 Layout

11.1 Layout Guidelines

When a PCB trace turns a corner at a 90° angle, a reflection can occur. A reflection occurs primarily because of the change of width of the trace. At the apex of the turn, the trace width increases to 1.414 times the width. This increase upsets the transmission-line characteristics, especially the distributed capacitance and self–inductance of the trace which results in the reflection. Not all PCB traces can be straight, and therefore; some traces must turn corners. Figure 11-1 shows progressively better techniques of rounding corners. Only the last example (BEST) maintains constant trace width and minimizes reflections.




Figure 11-1. Trace Example

Route the high-speed signals using a minimum of vias and corners which reduces signal reflections and impedance changes. When a via must be used, increase the clearance size around it to minimize its capacitance. Each via introduces discontinuities in the signal's transmission line and increases the chance of picking up interference from the other layers of the board. Be careful when designing test points, through-hole pins are not recommended at high frequencies.

Do not route high speed signal traces under or near crystals, oscillators, clock signal generators, switching regulators, mounting holes, magnetic devices or ICs that use or duplicate clock signals.

- Avoid stubs on the high-speed signals traces because they cause signal reflections.
- Route all high-speed signal traces over continuous GND planes, with no interruptions.
- Avoid crossing over anti-etch, commonly found with plane splits.

• When working with high frequencies, a printed circuit board with at least four layers is recommended; two signal layers separated by a ground and power layer as shown in Figure 11-2.




Figure 11-2. Example Layout

The majority of signal traces must run on a single layer, preferably Signal 1. Immediately next to this layer must be the GND plane, which is solid with no cuts. Avoid running signal traces across a split in the ground or power plane. When running across split planes is unavoidable, sufficient decoupling must be used. Minimizing the number of signal vias reduces EMI by reducing inductance at high frequencies.

Figure 11-3 shows an example of a PCB layout with the SN74CBTLV3126. Some key considerations are:

Decouple the V_{DD} pin with a 0.1- μ F capacitor, placed as close to the pin as possible. Make sure that the capacitor voltage rating is sufficient for the V_{DD} supply.

High-speed switches require proper layout and design procedures for optimum performance.

Keep the input lines as short as possible.

Use a solid ground plane to help reduce electromagnetic interference (EMI) noise pickup.

Do not run sensitive analog traces in parallel with digital traces. Avoid crossing digital and analog traces if possible, and only make perpendicular crossings when necessary.

11.2 Layout Example




Figure 11-3. Example Layout



12 Device and Documentation Support

12.1 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

12.2 Support Resources

TI E2E[™] support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

12.3 Trademarks

TI E2E[™] is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

12.4 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

12.5 Glossary

TI Glossary This glossary lists and explains terms, acronyms, and definitions.

13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



PACKAGING INFORMATION

Orderable Device	Status	Package Type	•	Pins	•	Eco Plan	Lead finish/	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	Ball material	(3)		(4/5)	
							(6)				
SN74CBTLV3126D	OBSOLETE	SOIC	D	14		TBD	Call TI	Call TI	-40 to 85	CBTLV3126	
SN74CBTLV3126DBQR	ACTIVE	SSOP	DBQ	16	2500	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	CL126	Samples
SN74CBTLV3126DGVR	ACTIVE	TVSOP	DGV	14	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	CL126	Samples
SN74CBTLV3126DR	ACTIVE	SOIC	D	14	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	CBTLV3126	Samples
SN74CBTLV3126PW	OBSOLETE	TSSOP	PW	14		TBD	Call TI	Call TI	-40 to 85	CL126	
SN74CBTLV3126PWR	ACTIVE	TSSOP	PW	14	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	CL126	Samples
SN74CBTLV3126RGYR	ACTIVE	VQFN	RGY	14	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	CL126	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.



www.ti.com

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.




Texas

www.ti.com

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74CBTLV3126DBQR	SSOP	DBQ	16	2500	330.0	12.5	6.4	5.2	2.1	8.0	12.0	Q1
SN74CBTLV3126DGVR	TVSOP	DGV	14	2000	330.0	12.4	6.8	4.0	1.6	8.0	12.0	Q1
SN74CBTLV3126DR	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
SN74CBTLV3126PWR	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
SN74CBTLV3126RGYR	VQFN	RGY	14	3000	330.0	12.4	3.75	3.75	1.15	8.0	12.0	Q1



www.ti.com

PACKAGE MATERIALS INFORMATION

14-Dec-2024



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74CBTLV3126DBQR	SSOP	DBQ	16	2500	353.0	353.0	32.0
SN74CBTLV3126DGVR	TVSOP	DGV	14	2000	367.0	367.0	35.0
SN74CBTLV3126DR	SOIC	D	14	2500	356.0	356.0	35.0
SN74CBTLV3126PWR	TSSOP	PW	14	2000	367.0	367.0	35.0
SN74CBTLV3126RGYR	VQFN	RGY	14	3000	367.0	367.0	35.0

RGY 14

3.5 x 3.5, 0.5 mm pitch

GENERIC PACKAGE VIEW

VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.





RGY0014A



PACKAGE OUTLINE

VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- This drawing is subject to change without notice.
 The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.




RGY0014A

EXAMPLE BOARD LAYOUT

VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).



RGY0014A

EXAMPLE STENCIL DESIGN

VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

5. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



D0014A



PACKAGE OUTLINE

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES:

- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm, per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.43 mm, per side.
- 5. Reference JEDEC registration MS-012, variation AB.



D0014A

EXAMPLE BOARD LAYOUT

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



D0014A

EXAMPLE STENCIL DESIGN

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



DBQ0016A



PACKAGE OUTLINE

SSOP - 1.75 mm max height

SHRINK SMALL-OUTLINE PACKAGE



NOTES:

1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.

- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 inch, per side.
- This dimension does not include interlead flash.
 Reference JEDEC registration MO-137, variation AB.



DBQ0016A

EXAMPLE BOARD LAYOUT

SSOP - 1.75 mm max height

SHRINK SMALL-OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



DBQ0016A

EXAMPLE STENCIL DESIGN

SSOP - 1.75 mm max height

SHRINK SMALL-OUTLINE PACKAGE



NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

9. Board assembly site may have different recommendations for stencil design.



PW0014A



PACKAGE OUTLINE

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.



PW0014A

EXAMPLE BOARD LAYOUT

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



PW0014A

EXAMPLE STENCIL DESIGN

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

9. Board assembly site may have different recommendations for stencil design.



^{8.} Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025, Texas Instruments Incorporated