

SNx4HCT273 Octal D-Type Flip-Flops With Clear

1 Features

- Operating voltage range of 4.5V to 5.5V
- · Outputs can drive up to 10 LSTTL loads
- Low power consumption, 80µA maximum I_{CC}
- Typical t_{pd} = 12ns
- ±4mA output drive at 5V
- Low input current of 1µA maximum
- Inputs are TTL-voltage compatible
- Contain eight D-type flip-flops
- Direct clear input

2 Applications


- Buffer or storage registers
- Shift registers
- Pattern generators

3 Description


These devices are positive-edge-triggered D-type flipflops with a common enable input. The 'HCT273 devices are similar to the 'HCT377 devices, but feature a common clear enable (\overline{CLR}) input instead of a latched clock.

	Device Information									
PART NUMBER	PACKAGE ⁽¹⁾	PACKAGE SIZE ⁽²⁾	BODY SIZE ⁽³⁾							
	DB (SSOP, 20)	7.2mm × 7.8mm	7.2mm × 5.3mm							
DW (S	DW (SOIC, 20)	12.80mm × 10.3mm	12.8mm × 7.5mm							
SNx4HCT273	N (PDIP, 20)	24.33mm x 9.4mm	24.33mm × 6.35mm							
	NS (SOP, 20)	12.6mm × 7.8mm	12.6mm × 5.3mm							
	PW (TSSOP, 20)	6.5mm × 6.4mm	6.5mm × 4.4mm							

- (1) For more information, see Mechanical, Packaging, and Orderable Information.
- (2) The package size (length × width) is a nominal value and includes pins, where applicable.
- (3) The body size (length × width) is a nominal value and does not include pins.



Logic Diagram, (positive logic)



Logic Diagram, Each Flip Flop (positive logic)




Table of Contents


1 Features	.1
2 Applications	. 1
3 Description	
4 Pin Configuration and Functions	.3
5 Specifications	.4
5.1 Absolute Maximum Ratings	.4
5.2 Recommended Operating Conditions	.4
5.3 Thermal Information	.4
5.4 Electrical Characteristics	.5
5.5 Timing Requirements	.5
5.6 Switching Characteristics, SN54HCT273	6
5.7 Switching Characteristics, SN74HCT273	6
5.8 Operating Characteristics	6
6 Parameter Measurement Information	
7 Detailed Description	. <mark>8</mark> .

7.1 Overview	8
7.2 Functional Block Diagram	8
7.3 Device Functional Modes	
8 Application and Implementation	10
8.1 Power Supply Recommendations	
8.2 Layout	10
9 Device and Documentation Support	
9.1 Receiving Notification of Documentation Updates.	11
9.2 Support Resources	
9.3 Trademarks	
9.4 Electrostatic Discharge Caution	. 11
9.5 Glossary	
10 Revision History	
11 Mechanical, Packaging, and Orderable	
Information	11



4 Pin Configuration and Functions








Table 4-1. Pin Functions

	PIN	ТҮРЕ	DESCRIPTION					
NAME	NO.		DESCRIPTION					
CLR	1	Input	Clear for all channels, active low					
1Q	2	Output	Output for channel 1					
1D	3	Input	Input for channel 1					
2D	4	Input	Input for channel 2					
2Q	5	Output	Output for channel 2					
3Q	6	Output	Output for channel 3					
3D	7	Input	Input for channel 3					
4D	8	Input	Input for channel 4					
4Q	9	Output	Output for channel 4					
GND	10	—	Ground					
CLK	11	Input	Clock for all channels, rising edge triggered					
5Q	12	Output	Output for channel 5					
5D	13	Input	Input for channel 5					
6D	14	Input	Input for channel 6					
6Q	15	Output	Output for channel 6					
7Q	16	Output	Output for channel 7					
7D	17	Input	Input for channel 7					
8D	18	Input	Input for channel 8					
8Q	19	Output	Output for channel 8					
V _{CC}	20	_	Positive supply					
Ther	mal Pad1	_	The thermal pad can be connect to GND or left floating. Do not connect to any other signal or supply.					

1. I = input, O = output, P = power, FB = feedback, GND = ground, N/A = not applicable

5 Specifications

5.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

			MIN	MAX	UNIT
V _{CC}	Supply voltage range		-0.5	7	V
I _{IK}	Input clamp current ⁽²⁾	$V_{I} < 0 \text{ or } V_{I} > V_{CC}$		±20	mA
I _{OK}	Output clamp current ⁽²⁾	V_{O} < 0 or V_{O} > V_{CC}		±20	mA
I _O	Continuous output current	$V_{O} = 0$ to V_{CC}		±25	mA
	Continuous current through V _{CC} or GN	ID		±50	mA
TJ	Junction temperature			150	°C
T _{stg}	Storage temperature range		-65	150	°C

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

5.2 Recommended Operating Conditions

over recommended operating free-air temperature range (unless otherwise noted)⁽¹⁾

			SN54HCT273 ⁽²⁾ SN74HCT		74HCT27	3	UNIT		
			MIN	NOM	MAX	MIN	NOM	MAX	ONIT
V _{CC}	Supply voltage		4.5	5	5.5	4.5	5	5.5	V
VIH	High-level input voltage	V_{CC} = 4.5 V to 5.5 V	2			2			V
VIL	Low-level input voltage	V _{CC} = 4.5 V to 5.5 V			0.8			0.8	V
VI	Input voltage		0		V _{CC}	0		V_{CC}	V
Vo	Output voltage	Output voltage			V _{CC}	0		V_{CC}	V
Δt/Δv	Input transition rise or fall ra	te			500			500	ns/V
T _A	Operating free-air temperate	lre	-40		125	-40		85	°C

 All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

(2) Product Preview

5.3 Thermal Information

		DW (SOIC)	DB (SSOP)	N (PDIP)	NS (SO)	PW (TSSOP)	
THERMAL METRIC		20 PINS	20 PINS	20 PINS	20 PINS	20 PINS	UNIT
R _{θJA}	Junction-to-ambient thermal resistance ⁽¹⁾	109.1	122.7	84.6	113.4	131.8	°C/W
R _{θJC(top)}	Junction-to-case (top) thermal resistance	76	81.6	72.5	78.6	72.2	°C/W
R _{θJB}	Junction-to-board thermal resistance	77.6	77.5	65.3	78.4	82.8	°C/W
Ψ _{JT}	Junction-to-top characterization parameter	51.5	46.1	55.3	47.1	21.5	°C/W
Ψјв	Junction-to-board characterization parameter	77.1	77.1	65.2	78.1	82.4	°C/W
R _{0JC(bot)}	Junction-to-case (bottom) thermal resistance	N/A	N/A	N/A	N/A	N/A	°C/W

(1) For more information about traditional and new thermal metrics, see the *Semiconductor and IC package thermal metrics* application report.

⁽²⁾ The input and output negative-voltage ratings may be exceeded if the input and output current ratings are observed.



5.4 Electrical Characteristics

PARAMETER	TEST CONDITIONS		Vcc	T _A = 25°C		-40 to 125°C ⁽¹⁾		-40 to 85°C		UNIT	
PARAMETER	TESTC	ONDITIONS	VCC	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
V _{OH}	$V_{I} = V_{IH} \text{ or } V_{IL}$	I _{OH} = -20 μA	4.5 V	4.4	4.499		4.4		4.4		V
• OH		I _{OH} = -4 mA	4.5 V	3.98	4.30		3.7		3.84		V
N	$V_{I} = V_{IH} \text{ or } V_{IL}$	I _{OL} = 20 μA	4.5 V		0.001	0.1		0.1		0.1	V
V _{OL}		I _{OL} = 4 mA	4.5 V		0.17	0.26		0.4		0.33	
I _I	$V_{I} = V_{CC} \text{ or } 0$		5.5 V		±0.1	±100		±1000		±1000	nA
I _{CC}	$V_{I} = V_{CC} \text{ or } 0,$	I _O = 0	5.5 V			8		160		80	μA
ΔI _{CC} ⁽²⁾	One input at 0.5 Other inputs at 0		5.5 V		1.4	2.4		3		2.9	mA
Ci			4.5 V to 5 V		3	10		10		10	pF

over recommended operating free-air temperature range (unless otherwise noted)

(1) Product Preview

(2) This is the increase in supply current for each input that is at one of the specified TTL voltage levels, rather than 0 V or V_{CC}.

5.5 Timing Requirements

over recommended operating free-air temperature range (unless otherwise noted)

	PARAM	TED	V	T _A = 25°C		-40 to 125°C ⁽¹⁾		-40 to 85°C		UNIT		
	PARAINI		V _{cc}	MIN	MAX	MIN MAX MIN MAX		UNIT				
f	f Clock frequency		Clock frequency		4.5 V		25		16		20	MHz
f _{clock}	Clock liequelicy		5.5 V		28		19		23			
	t _w Pulse duration	CLK high or low	4.5 V	20		30		25				
		CERTIGITORIOW	5.5 V	18		25		22		ns		
L.W.		CLR low	4.5 V	16		24		20				
			5.5 V	14		20		17				
		Data	4.5 V	20		30		25		- ns		
+	Setup time before CLK↑	Data	5.5 V	17		25		21				
t _{su}		CLR inactive	4.5 V	20		30		25				
		CLR Inactive	5.5 V	17		25		21				
+	Hold time, data after CLK↑	·	4.5 V	0		0		0		20		
t _h			5.5 V	0		0		0		ns		

(1) Product Preview



5.6 Switching Characteristics, SN54HCT273

over recommended operating free-air temperature range, V_{CC} = 5 V ± 0.5 V (unless otherwise noted) (see Parameter Measurement Information)

PARAMETER	FROM	то	V	Τ ₄	⊆ 25°C		-40 to 12	5°C ⁽¹⁾	UNIT
FARAMETER	(INPUT)	(OUTPUT)	V _{cc}	MIN	TYP	MAX	MIN	MAX	UNIT
f			4.5 V	25	31		16		MHz
f _{max}			5.5 V	28	37		19		
+	CLR	Any	4.5 V		15	34		50	ns
t _{pd}	CER		5.5 V		12	29		42	115
+	CLR	Apy	4.5 V		17	15		50	n 0
t _{PHL}	CLK	Any	5.5 V		15	34		42	ns
+		A py	4.5 V		8	18		22	ne
t _t	Any 5.5 V	5.5 V		7	19		21	ns	

(1) Product Preview

5.7 Switching Characteristics, SN74HCT273

over recommended operating free-air temperature range, V_{CC} = 5 V ± 0.5 V (unless otherwise noted) (see Parameter Measurement Information)

PARAMETER	FROM	Vee	V	T⊿	, = 25°C		-40 to 8	5°C	UNIT
FARAMETER	(INPUT)	(OUTPUT)	▼CC	MIN	TYP	MAX	MIN	MAX	
f	£		4.5 V	25	31		20		MHz
f _{max}			5.5 V	28	37		23		
+	CLR	Any	4.5 V		15	34		42	ns
t _{pd}	CER			5.5 V		12	29		36
+	CLR	Apy	4.5 V		17	34		42	20
t _{PHL}		Any	5.5 V		15	29		36	ns
+		Any	4.5 V		8	15		19	
tt		Any	5.5 V		7	14		17	ns

5.8 Operating Characteristics

V_{CC} = 5 V, T_A = 25°C

	PARAMETER	TEST CONDITIONS	TYP	UNIT
C _{pd}	Power dissipation capacitance	No load	30	pF




6 Parameter Measurement Information

Phase relationships between waveforms were chosen arbitrarily. All input pulses are supplied by generators having the following characteristics: PRR \leq 1MHz, Z_O = 50 Ω , t_t < 6ns.

For clock inputs, f_{max} is measured when the input duty cycle is 50%.

The outputs are measured one at a time with one input transition per measurement.



(1) The greater between t_{PLH} and t_{PHL} is the same as $t_{\mathsf{pd}}.$

Figure 6-4. Voltage Waveforms, Propagation Delays for TTL-Compatible Inputs



7 Detailed Description

7.1 Overview

These devices are positive-edge-triggered D-type flip-flops with a common enable input. The 'HCT273 devices are similar to the 'HCT377 devices, but feature a common clear enable ($\overline{\text{CLR}}$) input instead of a latched clock.

Information at the data (D) inputs meeting the setup time requirements is transferred to the Q outputs on the positive-going edge of the clock (CLK) pulse. Clock triggering occurs at a particular voltage level and is not directly related to the positive-going pulse. When CLK is at either the high or low level, the D input has no effect at the output. The circuits are designed to prevent false clocking by transitions at \overline{CLR} .

7.2 Functional Block Diagram




Figure 7-1. Logic Diagram (positive logic)




Figure 7-2. Logic Diagram, each flip-flop (positive logic)

7.3 Device Functional Modes

Table 7-1. Function Table (Each Flip-Flop)									
INPUTS OUTPUT									
CLR	CLK	D	Q						
L	Х	Х	L						
Н	1	Н	Н						
Н	1	L	L						



Table 7-1. Function Table(Each Flip-Flop) (continued)

	OUTPUT				
CLR	CLK	D	Q		
Н	L	Х	Q ₀		



8 Application and Implementation

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

8.1 Power Supply Recommendations

The power supply can be any voltage between the minimum and maximum supply voltage rating located in the *Recommended Operating Conditions*. Each V_{CC} terminal should have a good bypass capacitor to prevent power disturbance. A 0.1µF capacitor is recommended for this device. It is acceptable to parallel multiple bypass capacitors to reject different frequencies of noise. The 0.1µF and 1µF capacitors are commonly used in parallel. The bypass capacitor should be installed as close to the power terminal as possible for best results.

8.2 Layout

8.2.1 Layout Guidelines

When using multiple-input and multiple-channel logic devices, inputs must never be left floating. In many cases, functions or parts of functions of digital logic devices are unused; for example, when only two inputs of a triple-input AND gate are used or only 3 of the 4 buffer gates are used. Such unused input pins must not be left unconnected because the undefined voltages at the outside connections result in undefined operational states. All unused inputs of digital logic devices must be connected to a logic high or logic low voltage, as defined by the input voltage specifications, to prevent them from floating. The logic level that must be applied to any particular unused input depends on the function of the device. Generally, the inputs are tied to GND or V_{CC} , whichever makes more sense for the logic function or is more convenient.



9 Device and Documentation Support

TI offers an extensive line of development tools. Tools and software to evaluate the performance of the device, generate code, and develop solutions are listed below.

9.1 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Notifications* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

9.2 Support Resources

TI E2E[™] support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

9.3 Trademarks

TI E2E[™] is a trademark of Texas Instruments. All trademarks are the property of their respective owners.

9.4 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

9.5 Glossary

TI Glossary This glossary lists and explains terms, acronyms, and definitions.

10 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

С	hanges from Revision G (July 2022) to Revision H (February 2025)	Page
•	Added package size to Device Information table	1
•	Added Pin Function table to Pin Configuration and Functions section	
•	Updated operating free-air temperature in Recommended Operating Conditions table	

С	Changes from Revision F (February 2022) to Revision G (July 2022) Page							
•	Junction-to-ambient thermal resistance values increased. DW was 58 is now 109.1, DB was 70 is now	122.7,						
	N was 69 is now 84.6, NS was 60 is now 113.4, PW was 83 is now 131.8	4						

11 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
							(6)				
SN74HCT273DBR	ACTIVE	SSOP	DB	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	HT273	Samples
SN74HCT273DW	OBSOLETE	SOIC	DW	20		TBD	Call TI	Call TI	-40 to 85	HCT273	
SN74HCT273DWR	ACTIVE	SOIC	DW	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	HCT273	Samples
SN74HCT273DWRG4	ACTIVE	SOIC	DW	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	HCT273	Samples
SN74HCT273N	ACTIVE	PDIP	Ν	20	20	RoHS & Green	NIPDAU	N / A for Pkg Type	-40 to 85	SN74HCT273N	Samples
SN74HCT273NSR	ACTIVE	SOP	NS	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	HCT273	Samples
SN74HCT273PW	OBSOLETE	TSSOP	PW	20		TBD	Call TI	Call TI	-40 to 85	HT273	
SN74HCT273PWR	ACTIVE	TSSOP	PW	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	HT273	Samples
SN74HCT273PWT	OBSOLETE	TSSOP	PW	20		TBD	Call TI	Call TI	-40 to 85	HT273	

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.



PACKAGE OPTION ADDENDUM

⁽⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



Texas

STRUMENTS

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74HCT273DBR	SSOP	DB	20	2000	330.0	16.4	8.2	7.5	2.5	12.0	16.0	Q1
SN74HCT273DBR	SSOP	DB	20	2000	330.0	16.4	8.2	7.5	2.5	12.0	16.0	Q1
SN74HCT273DWR	SOIC	DW	20	2000	330.0	24.4	10.9	13.3	2.7	12.0	24.0	Q1
SN74HCT273DWR	SOIC	DW	20	2000	330.0	24.4	10.9	13.3	2.7	12.0	24.0	Q1
SN74HCT273NSR	SOP	NS	20	2000	330.0	24.4	8.4	13.0	2.5	12.0	24.0	Q1
SN74HCT273NSR	SOP	NS	20	2000	330.0	24.4	8.4	13.0	2.5	12.0	24.0	Q1
SN74HCT273PWR	TSSOP	PW	20	2000	330.0	16.4	6.95	7.0	1.4	8.0	16.0	Q1
SN74HCT273PWR	TSSOP	PW	20	2000	330.0	16.4	6.95	7.0	1.4	8.0	16.0	Q1



www.ti.com

PACKAGE MATERIALS INFORMATION

28-Jan-2025



All ultrensions are norminal							
Device	Package Type	Package Type Package Drawing		SPQ	Length (mm)	Width (mm)	Height (mm)
SN74HCT273DBR	SSOP	DB	20	2000	356.0	356.0	35.0
SN74HCT273DBR	SSOP	DB	20	2000	356.0	356.0	35.0
SN74HCT273DWR	SOIC	DW	20	2000	367.0	367.0	45.0
SN74HCT273DWR	SOIC	DW	20	2000	356.0	356.0	41.0
SN74HCT273NSR	SOP	NS	20	2000	356.0	356.0	41.0
SN74HCT273NSR	SOP	NS	20	2000	367.0	367.0	45.0
SN74HCT273PWR	TSSOP	PW	20	2000	356.0	356.0	35.0
SN74HCT273PWR	TSSOP	PW	20	2000	356.0	356.0	35.0

TEXAS INSTRUMENTS

www.ti.com

28-Jan-2025

TUBE



- B - Alignment groove width

*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	Τ (μm)	B (mm)
SN74HCT273N	N	PDIP	20	20	506	13.97	11230	4.32

PW0020A



PACKAGE OUTLINE

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.



PW0020A

EXAMPLE BOARD LAYOUT

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



PW0020A

EXAMPLE STENCIL DESIGN

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



DB0020A



PACKAGE OUTLINE

SSOP - 2 mm max height

SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-150.



DB0020A

EXAMPLE BOARD LAYOUT

SSOP - 2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



DB0020A

EXAMPLE STENCIL DESIGN

SSOP - 2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



MECHANICAL DATA

PLASTIC SMALL-OUTLINE PACKAGE

0,51 0,35 ⊕0,25⊛ 1,27 8 14 0,15 NOM 5,60 8,20 5,00 7,40 \bigcirc Gage Plane ₽ 0,25 7 1 1,05 0,55 0-10 Δ 0,15 0,05 Seating Plane — 2,00 MAX 0,10PINS ** 14 16 20 24 DIM 10,50 10,50 12,90 15,30 A MAX A MIN 9,90 9,90 12,30 14,70 4040062/C 03/03

NOTES: A. All linear dimensions are in millimeters.

NS (R-PDSO-G**)

14-PINS SHOWN

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- \triangle The 20 pin end lead shoulder width is a vendor option, either half or full width.



DW0020A



PACKAGE OUTLINE

SOIC - 2.65 mm max height

SOIC



NOTES:

- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.43 mm per side.
- 5. Reference JEDEC registration MS-013.



DW0020A

EXAMPLE BOARD LAYOUT

SOIC - 2.65 mm max height

SOIC



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



DW0020A

EXAMPLE STENCIL DESIGN

SOIC - 2.65 mm max height

SOIC



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025, Texas Instruments Incorporated