

# 16-BIT DUAL-SUPPLY BUS TRANSCEIVER WITH CONFIGURABLE VOLTAGE TRANSLATION AND 3-STATE OUTPUTS

Check for Samples: [SN74LVC16T245-EP](#)

## FEATURES

- Control Inputs  $V_{IH}$  and  $V_{IL}$  Levels Are Referenced to  $V_{CCA}$  Voltage
- $V_{CC}$  Isolation Feature – If Either  $V_{CC}$  Input Is at GND, Both Ports Are in the High-Impedance State
- Overvoltage-Tolerant Inputs and Outputs Allow Mixed-Voltage-Mode Data Communications
- Fully Configurable Dual-Rail Design Allows Each Port to Operate Over the Full 1.65-V to 5.5-V Power-Supply Range
- $I_{off}$  Supports Partial-Power-Down Mode Operation
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- ESD Protection Exceeds JESD 22
  - 2000-V Human-Body Model (A114-A)
  - 200-V Machine Model (A115-A)
  - 1000-V Charged-Device Model (C101)

## SUPPORTS DEFENSE, AEROSPACE, AND MEDICAL APPLICATIONS


- Controlled Baseline
- One Assembly and Test Site
- One Fabrication Site
- Available in Military (-55°C to 125°C) Temperature Ranges <sup>(1)</sup>
- Extended Product Life Cycle
- Extended Product-Change Notification
- Product Traceability

(1) Custom temperature ranges available

## DESCRIPTION

This 16-bit noninverting bus transceiver uses two separate configurable power-supply rails. The A port is designed to track  $V_{CCA}$ .  $V_{CCA}$  accepts any supply voltage from 1.65 V to 5.5 V. The B port is designed to track  $V_{CCB}$ .  $V_{CCB}$  accepts any supply voltage from 1.65 V to 5.5 V. This allows for universal low-voltage bidirectional translation between any of the 1.8-V, 2.5-V, 3.3-V, and 5-V voltage nodes.

**DGG PACKAGE  
(TOP VIEW)**



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

**DESCRIPTION (CONTINUED)**

The SN74LVC16T245 is designed for asynchronous communication between two data buses. The logic levels of the direction-control (DIR) input and the output-enable ( $\overline{OE}$ ) input activate either the B-port outputs or the A-port outputs or place both output ports into the high-impedance mode. The device transmits data from the A bus to the B bus when the B-port outputs are activated, and from the B bus to the A bus when the A-port outputs are activated. The input circuitry on both A and B ports always is active and must have a logic HIGH or LOW level applied to prevent excess  $I_{CC}$  and  $I_{CCZ}$ .

The SN74LVC16T245 is designed so that the control pins (1DIR, 2DIR,  $1\overline{OE}$ , and  $2\overline{OE}$ ) are supplied by  $V_{CCA}$ .

This device is fully specified for partial-power-down applications using  $I_{off}$ . The  $I_{off}$  circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

The  $V_{CC}$  isolation feature ensures that if either  $V_{CC}$  input is at GND, then both ports are in the high-impedance state.

To ensure the high-impedance state during power up or power down,  $\overline{OE}$  should be tied to  $V_{CC}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

**Table 1. ORDERING INFORMATION<sup>(1)</sup>**

T <sub>A</sub>	PACKAGE		ORDERABLE PART NUMBER	TOP-SIDE MARKING	VID NUMBER
-55°C to 125°C	TSSOP-DGG	Reel of 2000	CLVC16T245MDGGREP	LVC16T245M	V62/12667-01XE
		Tube of 40	CLVC16T245MDGGEP		V62/12667-01XE-T


(1) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI website at [www.ti.com](http://www.ti.com).

**FUNCTION TABLE<sup>(1)</sup>  
(EACH 8-BIT SECTION)**

CONTROL INPUTS		OUTPUT CIRCUITS		OPERATION
$\overline{OE}$	DIR	A PORT	B PORT	
L	L	Enabled	Hi-Z	B data to A bus
L	H	Hi-Z	Enabled	A data to B bus
H	X	Hi-Z	Hi-Z	Isolation

(1) Input circuits of the data I/Os always are active.

**LOGIC DIAGRAM (POSITIVE LOGIC)**



## Absolute Maximum Ratings<sup>(1)</sup>

over operating free-air temperature range (unless otherwise noted)

		MIN	MAX	UNIT	
$V_{CCA}$ $V_{CCB}$	Supply voltage range	-0.5	6.5	V	
$V_I$	Input voltage range <sup>(2)</sup>	I/O ports (A port)	-0.5	6.5	V
		I/O ports (B port)	-0.5	6.5	
		Control inputs	-0.5	6.5	
$V_O$	Voltage range applied to any output in the high-impedance or power-off state <sup>(2)</sup>	A port	-0.5	6.5	V
		B port	-0.5	6.5	
$V_O$	Voltage range applied to any output in the high or low state <sup>(2) (3)</sup>	A port	-0.5	$V_{CCA} + 0.5$	V
		B port	-0.5	$V_{CCB} + 0.5$	
$I_{IK}$	Input clamp current	$V_I < 0$	-50	mA	
$I_{OK}$	Output clamp current	$V_O < 0$	-50	mA	
$I_O$	Continuous output current		±50	mA	
	Continuous current through each $V_{CCA}$ , $V_{CCB}$ , and GND		±100	mA	
$T_J$	Maximum junction temperature		150	°C	
$T_{stg}$	Storage temperature range	-65	150	°C	

- (1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) The input and output negative-voltage ratings may be exceeded if the input and output current ratings are observed.
- (3) The output positive-voltage rating may be exceeded up to 6.5 V maximum if the output current rating is observed.

## THERMAL INFORMATION

THERMAL METRIC <sup>(1)</sup>		SN74LVC16T245	UNITS
		DGG	
		48 PINS	
$\theta_{JA}$	Junction-to-ambient thermal resistance <sup>(2)</sup>	59.9	°C/W
$\theta_{JcTop}$	Junction-to-case (top) thermal resistance <sup>(3)</sup>	13.9	
$\theta_{JB}$	Junction-to-board thermal resistance <sup>(4)</sup>	27.1	
$\Psi_{JT}$	Junction-to-top characterization parameter <sup>(5)</sup>	0.5	
$\Psi_{JB}$	Junction-to-board characterization parameter <sup>(6)</sup>	26.8	
$\theta_{JcBot}$	Junction-to-case (bottom) thermal resistance <sup>(7)</sup>	N/A	

- (1) For more information about traditional and new thermal metrics, see the *IC Package Thermal Metrics* application report, [SPRA953](#).
- (2) The junction-to-ambient thermal resistance under natural convection is obtained in a simulation on a JEDEC-standard, high-K board, as specified in JESD51-7, in an environment described in JESD51-2a.
- (3) The junction-to-case (top) thermal resistance is obtained by simulating a cold plate test on the package top. No specific JEDEC-standard test exists, but a close description can be found in the ANSI SEMI standard G30-88.
- (4) The junction-to-board thermal resistance is obtained by simulating in an environment with a ring cold plate fixture to control the PCB temperature, as described in JESD51-8.
- (5) The junction-to-top characterization parameter,  $\Psi_{JT}$ , estimates the junction temperature of a device in a real system and is extracted from the simulation data for obtaining  $\theta_{JA}$ , using a procedure described in JESD51-2a (sections 6 and 7).
- (6) The junction-to-board characterization parameter,  $\Psi_{JB}$ , estimates the junction temperature of a device in a real system and is extracted from the simulation data for obtaining  $\theta_{JA}$ , using a procedure described in JESD51-2a (sections 6 and 7).
- (7) The junction-to-case (bottom) thermal resistance is obtained by simulating a cold plate test on the exposed (power) pad. No specific JEDEC standard test exists, but a close description can be found in the ANSI SEMI standard G30-88.

**Recommended Operating Conditions**<sup>(1)(2)(3)(4)</sup>

			V <sub>CCI</sub>	V <sub>CCO</sub>	MIN	MAX	UNIT
V <sub>CCA</sub>	Supply voltage				1.65	5.5	V
V <sub>CCB</sub>					1.65	5.5	
V <sub>IH</sub>	High-level input voltage	Data inputs <sup>(5)</sup>	1.65 V to 1.95 V		V <sub>CCI</sub> × 0.65		V
			2.3 V to 2.7 V		1.7		
			3 V to 3.6 V		2		
			4.5 V to 5.5 V		V <sub>CCI</sub> × 0.7		
V <sub>IL</sub>	Low-level input voltage	Data inputs <sup>(5)</sup>	1.65 V to 1.95 V		V <sub>CCI</sub> × 0.35		V
			2.3 V to 2.7 V		0.7		
			3 V to 3.6 V		0.8		
			4.5 V to 5.5 V		V <sub>CCI</sub> × 0.3		
V <sub>IH</sub>	High-level input voltage	Control inputs (referenced to V <sub>CCA</sub> ) <sup>(6)</sup>	1.65 V to 1.95 V		V <sub>CCA</sub> × 0.65		V
			2.3 V to 2.7 V		1.7		
			3 V to 3.6 V		2		
			4.5 V to 5.5 V		V <sub>CCA</sub> × 0.7		
V <sub>IL</sub>	Low-level input voltage	Control inputs (referenced to V <sub>CCA</sub> ) <sup>(6)</sup>	1.65 V to 1.95 V		V <sub>CCA</sub> × 0.35		V
			2.3 V to 2.7 V		0.7		
			3 V to 3.6 V		0.8		
			4.5 V to 5.5 V		V <sub>CCA</sub> × 0.3		
V <sub>I</sub>	Input voltage	Control inputs			0	5.5	V
V <sub>I/O</sub>	Input/output voltage	Active state			0	V <sub>CCO</sub>	V
		3-State			0	5.5	
I <sub>OH</sub>	High-level output current		1.65 V to 1.95 V		-4		mA
			2.3 V to 2.7 V		-8		
			3 V to 3.6 V		-24		
			4.5 V to 5.5 V		-32		
I <sub>OL</sub>	Low-level output current		1.65 V to 1.95 V		4		mA
			2.3 V to 2.7 V		8		
			3 V to 3.6 V		24		
			4.5 V to 5.5 V		32		
Δt/Δv	Input transition rise or fall rate	Data inputs	1.65 V to 1.95 V		20		ns/V
			2.3 V to 2.7 V		20		
			3 V to 3.6 V		10		
			4.5 V to 5.5 V		5		
T <sub>A</sub>	Operating free-air temperature				-55	125	°C

(1) V<sub>CCI</sub> is the V<sub>CC</sub> associated with the input port.

(2) V<sub>CCO</sub> is the V<sub>CC</sub> associated with the output port.

(3) All unused or driven (floating) data inputs (I/Os) of the device must be held at logic HIGH or LOW (preferably V<sub>CCI</sub> or GND) to ensure proper device operation and minimize power. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.

(4) All unused data inputs of the device must be held at V<sub>CCA</sub> or GND to ensure proper device operation.

(5) For V<sub>CCI</sub> values not specified in the data sheet, V<sub>IH</sub> min = V<sub>CCI</sub> × 0.7 V, V<sub>IL</sub> max = V<sub>CCI</sub> × 0.3 V.


(6) For V<sub>CCA</sub> values not specified in the data sheet, V<sub>IH</sub> min = V<sub>CCA</sub> × 0.7 V, V<sub>IL</sub> max = V<sub>CCA</sub> × 0.3 V.

**Electrical Characteristics<sup>(1)(2)</sup>**
 $T_A = -55^\circ\text{C}$  to  $125^\circ\text{C}$ , over recommended input voltage range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	$V_{CCA}$	$V_{CCB}$	MIN	TYP	MAX	UNIT
$V_{OH}$		$I_{OH} = -100\ \mu\text{A}$ , $V_I = V_{IH}$	1.65 V to 4.5 V	1.65 V to 4.5 V	$V_{CCO} - 0.1$			V
		$I_{OH} = -4\ \text{mA}$ , $V_I = V_{IH}$	1.65 V	1.65 V	1.2			
		$I_{OH} = -8\ \text{mA}$ , $V_I = V_{IH}$	2.3 V	2.3 V	1.9			
		$I_{OH} = -24\ \text{mA}$ , $V_I = V_{IH}$	3 V	3 V	2.35			
		$I_{OH} = -32\ \text{mA}$ , $V_I = V_{IH}$	4.5 V	4.5 V	3.75			
$V_{OL}$		$I_{OL} = 100\ \mu\text{A}$ , $V_I = V_{IL}$	1.65 V to 4.5 V	1.65 V to 4.5 V	0.1			V
		$I_{OL} = 4\ \text{mA}$ , $V_I = V_{IL}$	1.65 V	1.65 V	0.45			
		$I_{OL} = 8\ \text{mA}$ , $V_I = V_{IL}$	2.3 V	2.3 V	0.3			
		$I_{OL} = 24\ \text{mA}$ , $V_I = V_{IL}$	3 V	3 V	0.65			
		$I_{OL} = 32\ \text{mA}$ , $V_I = V_{IL}$	4.5 V	4.5 V	0.65			
$I_i$	Control inputs	$V_I = V_{CCA}$ or GND	1.65 V to 5.5 V	1.65 V to 5.5 V	$\pm 2$			$\mu\text{A}$
$I_{off}$	A or B port	$V_I$ or $V_O = 0$ to 5.5 V	0 V	0 to 5.5 V	$\pm 10$			$\mu\text{A}$
			0 to 5.5 V	0 V	$\pm 10$			
$I_{OZ}$	A or B port	$V_O = V_{CCO}$ or GND, $\overline{OE} = V_{IH}$	1.65 V to 5.5 V	1.65 V to 5.5 V	$\pm 10$			$\mu\text{A}$
$I_{CCA}$		$V_I = V_{CCI}$ or GND, $I_O = 0$	1.65 V to 5.5 V	1.65 V to 5.5 V	20			$\mu\text{A}$
			5 V	0 V	20			
			0 V	5 V	-2.5			
$I_{CCB}$		$V_I = V_{CCI}$ or GND, $I_O = 0$	1.65 V to 5.5 V	1.65 V to 5.5 V	20			$\mu\text{A}$
			5 V	0 V	-2.5			
			0 V	5 V	20			
$I_{CCA} + I_{CCB}$		$V_I = V_{CCI}$ or GND, $I_O = 0$	1.65 V to 5.5 V	1.65 V to 5.5 V	30			$\mu\text{A}$
$\Delta I_{CCA}$	A port	One A port at $V_{CCA} - 0.6\ \text{V}$ , DIR at $V_{CCA}$ , B port = open	3 V to 5.5 V	3 V to 5.5 V	50			$\mu\text{A}$
	DIR	DIR at $V_{CCA} - 0.6\ \text{V}$ , B port = open, A port at $V_{CCA}$ or GND			50			
$\Delta I_{CCB}$	B port	One B port at $V_{CCB} - 0.6\ \text{V}$ , DIR at GND, A port = open	3 V to 5.5 V	3 V to 5.5 V	50			$\mu\text{A}$
$C_i$	Control inputs	$V_I = V_{CCA}$ or GND	3.3 V	3.3 V	4			pF
$C_{io}$	A or B port	$V_O = V_{CCA/B}$ or GND	3.3 V	3.3 V	8.5			pF

 (1)  $V_{CCO}$  is the  $V_{CC}$  associated with the output port.

 (2)  $V_{CCI}$  is the  $V_{CC}$  associated with the input port.



(1) See datasheet for absolute maximum and minimum recommended operating conditions.

**Figure 1. SN74LVC16T245-EP Operating Life Derating Chart**

### Switching Characteristics

 $T_A = -40^\circ\text{C}$  to  $85^\circ\text{C}$ ,  $V_{CCA} = 1.8\text{ V} \pm 0.15\text{ V}$  (unless otherwise noted) (see [Figure 2](#))

PARAMETER	FROM (INPUT)	TO (OUTPUT)	$V_{CCB} = 1.8\text{ V} \pm 0.15\text{ V}$		$V_{CCB} = 2.5\text{ V} \pm 0.2\text{ V}$		$V_{CCB} = 3.3\text{ V} \pm 0.3\text{ V}$		$V_{CCB} = 5\text{ V} \pm 0.5\text{ V}$		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
$t_{PLH}$	A	B	1.7	21.9	1.3	9.2	1	7.4	0.8	7.1	ns
$t_{PHL}$											
$t_{PLH}$	B	A	0.9	23.8	0.8	23.6	0.7	23.4	0.7	23.4	ns
$t_{PHL}$											
$t_{PHZ}$	$\overline{OE}$	A	1.6	29.6	1.5	29.4	1.5	29.3	1.4	29.2	ns
$t_{PLZ}$											
$t_{PHZ}$	$\overline{OE}$	B	2.4	32.2	1.9	13.1	1.7	12	1.3	10.3	ns
$t_{PLZ}$											
$t_{PZH}$	$\overline{OE}$	A	0.4	24	0.4	23.8	0.4	23.7	0.4	23.7	ns
$t_{PZL}$											
$t_{PZH}$	$\overline{OE}$	B	1.8	32	1.6	16	1.2	12.6	0.9	10.8	ns
$t_{PZL}$											

### Switching Characteristics

 $T_A = -55^\circ\text{C}$  to  $125^\circ\text{C}$ ,  $V_{CCA} = 1.8\text{ V} \pm 0.15\text{ V}$  (unless otherwise noted) (see [Figure 2](#))

PARAMETER	FROM (INPUT)	TO (OUTPUT)	$V_{CCB} = 1.8\text{ V} \pm 0.15\text{ V}$		$V_{CCB} = 2.5\text{ V} \pm 0.2\text{ V}$		$V_{CCB} = 3.3\text{ V} \pm 0.3\text{ V}$		$V_{CCB} = 5\text{ V} \pm 0.5\text{ V}$		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
$t_{PLH}$	A	B		25.9		13.2		11.4		11.1	ns
$t_{PHL}$											
$t_{PLH}$	B	A		27.8		27.8		27.4		27.4	ns
$t_{PHL}$											
$t_{PHZ}$	$\overline{OE}$	A		33.6		33.4		33.3		33.2	ns
$t_{PLZ}$											
$t_{PHZ}$	$\overline{OE}$	B		36.2		17.1		16		14.3	ns
$t_{PLZ}$											
$t_{PZH}$	$\overline{OE}$	A		28		27.8		27.7		27.7	ns
$t_{PZL}$											
$t_{PZH}$	$\overline{OE}$	B		36		22		16.6		14.8	ns
$t_{PZL}$											

## Switching Characteristics

$T_A = -40^\circ\text{C}$  to  $85^\circ\text{C}$ ,  $V_{CCA} = 2.5\text{ V} \pm 0.2\text{ V}$  (unless otherwise noted) (see [Figure 2](#))

PARAMETER	FROM (INPUT)	TO (OUTPUT)	$V_{CCB} = 1.8\text{ V} \pm 0.15\text{ V}$		$V_{CCB} = 2.5\text{ V} \pm 0.2\text{ V}$		$V_{CCB} = 3.3\text{ V} \pm 0.3\text{ V}$		$V_{CCB} = 5\text{ V} \pm 0.5\text{ V}$		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
$t_{PLH}$	A	B	1.6	21.4	1.2	9	0.8	6.2	0.6	4.8	ns
$t_{PHL}$											
$t_{PLH}$	B	A	1.2	9.3	1	9.1	1	8.9	0.9	8.8	ns
$t_{PHL}$											
$t_{PHZ}$	$\overline{OE}$	A	1.4	9	1.4	9	1.4	9	1.4	9	ns
$t_{PLZ}$											
$t_{PHZ}$	$\overline{OE}$	B	2.3	29.6	1.8	11	1.7	9.3	0.9	6.9	ns
$t_{PLZ}$											
$t_{PZH}$	$\overline{OE}$	A	1	10.9	1	10.9	1	10.9	1	10.9	ns
$t_{PZL}$											
$t_{PZH}$	$\overline{OE}$	B	1.7	28.2	1.6	12.9	1.2	9.4	1	6.9	ns
$t_{PZL}$											

## Switching Characteristics

$T_A = -55^\circ\text{C}$  to  $125^\circ\text{C}$ ,  $V_{CCA} = 2.5\text{ V} \pm 0.2\text{ V}$  (unless otherwise noted) (see [Figure 2](#))

PARAMETER	FROM (INPUT)	TO (OUTPUT)	$V_{CCB} = 1.8\text{ V} \pm 0.15\text{ V}$		$V_{CCB} = 2.5\text{ V} \pm 0.2\text{ V}$		$V_{CCB} = 3.3\text{ V} \pm 0.3\text{ V}$		$V_{CCB} = 5\text{ V} \pm 0.5\text{ V}$		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
$t_{PLH}$	A	B		25.4		13		10.2		8.8	ns
$t_{PHL}$											
$t_{PLH}$	B	A		13.3		13.1		12.9		12.8	ns
$t_{PHL}$											
$t_{PHZ}$	$\overline{OE}$	A		13		13		13		13	ns
$t_{PLZ}$											
$t_{PHZ}$	$\overline{OE}$	B		33.6		14		14.3		10.9	ns
$t_{PLZ}$											
$t_{PZH}$	$\overline{OE}$	A		14.9		14.9		14.9		14.9	ns
$t_{PZL}$											
$t_{PZH}$	$\overline{OE}$	B		32.2		16.9		13.4		10.9	ns
$t_{PZL}$											



### Switching Characteristics

 $T_A = -40^\circ\text{C}$  to  $85^\circ\text{C}$ ,  $V_{CCA} = 3.3\text{ V} \pm 0.3\text{ V}$  (unless otherwise noted) (see [Figure 2](#))

PARAMETER	FROM (INPUT)	TO (OUTPUT)	$V_{CCB} = 1.8\text{ V} \pm 0.15\text{ V}$		$V_{CCB} = 2.5\text{ V} \pm 0.2\text{ V}$		$V_{CCB} = 3.3\text{ V} \pm 0.3\text{ V}$		$V_{CCB} = 5\text{ V} \pm 0.5\text{ V}$		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
$t_{PLH}$	A	B	1.5	21.2	1.1	8.8	0.8	6.1	0.5	4.4	ns
$t_{PHL}$											
$t_{PLH}$	B	A	0.9	7.2	0.8	6.2	0.7	6.1	0.6	6	ns
$t_{PHL}$											
$t_{PHZ}$	$\overline{OE}$	A	1.6	8.2	1.6	8.2	1.6	6.2	1.6	8.2	ns
$t_{PLZ}$											
$t_{PHZ}$	$\overline{OE}$	B	2.1	29	1.7	10.3	1.5	8.6	0.8	6.3	ns
$t_{PLZ}$											
$t_{PZH}$	$\overline{OE}$	A	0.8	7.8	0.8	7.8	0.8	7.8	0.8	7.8	ns
$t_{PZL}$											
$t_{PZH}$	$\overline{OE}$	B	1.6	27.7	1.4	12.4	1.1	8.5	0.9	8.4	ns
$t_{PZL}$											

### Switching Characteristics

 $T_A = -55^\circ\text{C}$  to  $125^\circ\text{C}$ ,  $V_{CCA} = 3.3\text{ V} \pm 0.3\text{ V}$  (unless otherwise noted) (see [Figure 2](#))

PARAMETER	FROM (INPUT)	TO (OUTPUT)	$V_{CCB} = 1.8\text{ V} \pm 0.15\text{ V}$		$V_{CCB} = 2.5\text{ V} \pm 0.2\text{ V}$		$V_{CCB} = 3.3\text{ V} \pm 0.3\text{ V}$		$V_{CCB} = 5\text{ V} \pm 0.5\text{ V}$		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
$t_{PLH}$	A	B		25.2		12.8		10.2		8.4	ns
$t_{PHL}$											
$t_{PLH}$	B	A		11.2		10.2		10.1		10	ns
$t_{PHL}$											
$t_{PHZ}$	$\overline{OE}$	A		12.2		12.2		12.2		12.2	ns
$t_{PLZ}$											
$t_{PHZ}$	$\overline{OE}$	B		33		14.3		12.8		10.3	ns
$t_{PLZ}$											
$t_{PZH}$	$\overline{OE}$	A		11.8		12.1		12.1		12.1	ns
$t_{PZL}$											
$t_{PZH}$	$\overline{OE}$	B		31.7		16.4		12.9		10.4	ns
$t_{PZL}$											

## Switching Characteristics

$T_A = -40^\circ\text{C}$  to  $85^\circ\text{C}$ ,  $V_{CCA} = 5\text{ V} \pm 0.5\text{ V}$  (unless otherwise noted) (see Figure 2)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	$V_{CC} = 1.8\text{ V} \pm 0.15\text{ V}$		$V_{CC} = 2.5\text{ V} \pm 0.2\text{ V}$		$V_{CC} = 3.3\text{ V} \pm 0.3\text{ V}$		$V_{CC} = 5\text{ V} \pm 0.5\text{ V}$		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
$t_{PLH}$	A	B	1.6	21.4	1	8.8	0.7	6	0.4	4.2	ns
$t_{PHL}$											
$t_{PLH}$	B	A	0.7	6.8	0.4	4.8	0.3	4.5	0.3	4.3	ns
$t_{PHL}$											
$t_{PHZ}$	$\overline{OE}$	A	0.3	5.4	0.3	5.4	0.3	5.4	0.3	6.4	ns
$t_{PLZ}$											
$t_{PHZ}$	$\overline{OE}$	B	2	28.7	1.6	9.7	1.4	8	0.7	5.7	ns
$t_{PLZ}$											
$t_{PZH}$	$\overline{OE}$	A	0.7	5.5	0.7	5.5	0.7	5.5	0.7	5.5	ns
$t_{PZL}$											
$t_{PZH}$	$\overline{OE}$	B	1.6	27.6	1.3	11.4	1	8.1	0.9	6	ns
$t_{PZL}$											

## Switching Characteristics

$T_A = -55^\circ\text{C}$  to  $125^\circ\text{C}$ ,  $V_{CCA} = 5\text{ V} \pm 0.5\text{ V}$  (unless otherwise noted) (see Figure 2)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	$V_{CC} = 1.8\text{ V} \pm 0.15\text{ V}$		$V_{CC} = 2.5\text{ V} \pm 0.2\text{ V}$		$V_{CC} = 3.3\text{ V} \pm 0.3\text{ V}$		$V_{CC} = 5\text{ V} \pm 0.5\text{ V}$		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
$t_{PLH}$	A	B	25.4		14.3		10		8.2		ns
$t_{PHL}$											
$t_{PLH}$	B	A	11		8.8		8.5		8.3		ns
$t_{PHL}$											
$t_{PHZ}$	$\overline{OE}$	A	9.4		9.4		9.4		9.4		ns
$t_{PLZ}$											
$t_{PHZ}$	$\overline{OE}$	B	32.7		13.7		12		9.7		ns
$t_{PLZ}$											
$t_{PZH}$	$\overline{OE}$	A	10.4		10.4		10.4		10.4		ns
$t_{PZL}$											
$t_{PZH}$	$\overline{OE}$	B	31.6		19.3		12.6		10		ns
$t_{PZL}$											


## Operating Characteristics

$T_A = 25^\circ\text{C}$

PARAMETER	TEST CONDITIONS	$V_{CCA} = V_{CCB} = 1.8\text{ V}$	$V_{CCA} = V_{CCB} = 2.5\text{ V}$	$V_{CCA} = V_{CCB} = 3.3\text{ V}$	$V_{CCA} = V_{CCB} = 5\text{ V}$	UNIT
		TYP	TYP	TYP	TYP	
$C_{pdA}$ (1)	A-port input, B-port output	2	2	2	3	pF
	B-port input, A-port output	18	19	19	22	
$C_{pdB}$ (1)	A-port input, B-port output	18	19	20	22	
	B-port input, A-port output	2	2	2	2	

(1) Power dissipation capacitance per transceiver


PARAMETER MEASUREMENT INFORMATION




LOAD CIRCUIT

TEST	S1
$t_{pd}$	Open
$t_{PLZ}/t_{PZL}$	$2 \times V_{CCO}$
$t_{PHZ}/t_{PZH}$	GND


$V_{CCO}$	$C_L$	$R_L$	$V_{TP}$
$1.8\text{ V} \pm 0.15\text{ V}$	15 pF	2 k $\Omega$	0.15 V
$2.5\text{ V} \pm 0.2\text{ V}$	15 pF	2 k $\Omega$	0.15 V
$3.3\text{ V} \pm 0.3\text{ V}$	15 pF	2 k $\Omega$	0.3 V
$5\text{ V} \pm 0.5\text{ V}$	15 pF	2 k $\Omega$	0.3 V



VOLTAGE WAVEFORMS PULSE DURATION



VOLTAGE WAVEFORMS PROPAGATION DELAY TIMES



VOLTAGE WAVEFORMS ENABLE AND DISABLE TIMES

- NOTES:
- A.  $C_L$  includes probe and jig capacitance.
  - B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
  - C. All input pulses are supplied by generators having the following characteristics:  $PRR \leq 10\text{ MHz}$ ,  $Z_O = 50\ \Omega$ ,  $dv/dt \geq 1\text{ V/ns}$ .
  - D. The outputs are measured one at a time, with one transition per measurement.
  - E.  $t_{PLZ}$  and  $t_{PHZ}$  are the same as  $t_{dis}$ .
  - F.  $t_{PZL}$  and  $t_{PZH}$  are the same as  $t_{en}$ .
  - G.  $t_{PLH}$  and  $t_{PHL}$  are the same as  $t_{pd}$ .
  - H.  $V_{CCI}$  is the  $V_{CC}$  associated with the input port.
  - I.  $V_{CCO}$  is the  $V_{CC}$  associated with the output port.
  - J. All parameters and waveforms are not applicable to all devices.

Figure 2. Load Circuit and Voltage Waveforms

## PACKAGING INFORMATION

Orderable part number	Status (1)	Material type (2)	Package   Pins	Package qty   Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
<a href="#">CLVC16T245MDGGEP</a>	Active	Production	TSSOP (DGG)   48	40   TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-55 to 125	LVC16T245M
<a href="#">CLVC16T245MDGGREP</a>	Active	Production	TSSOP (DGG)   48	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-55 to 125	LVC16T245M
<a href="#">V62/12667-01XE</a>	Active	Production	TSSOP (DGG)   48	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-55 to 125	LVC16T245M
<a href="#">V62/12667-01XE-T</a>	Active	Production	TSSOP (DGG)   48	40   TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-55 to 125	LVC16T245M

(1) **Status:** For more details on status, see our [product life cycle](#).

(2) **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

(3) **RoHS values:** Yes, No, RoHS Exempt. See the [TI RoHS Statement](#) for additional information and value definition.

(4) **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

(5) **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

(6) **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

**OTHER QUALIFIED VERSIONS OF SN74LVC16T245-EP :**

- Catalog : [SN74LVC16T245](#)

NOTE: Qualified Version Definitions:

- Catalog - TI's standard catalog product

**TAPE AND REEL INFORMATION**

**QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE**


\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
CLVC16T245MDGGREP	TSSOP	DGG	48	2000	330.0	24.4	8.6	13.0	1.8	12.0	24.0	Q1

**TAPE AND REEL BOX DIMENSIONS**


\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
CLVC16T245MDGGREP	TSSOP	DGG	48	2000	356.0	356.0	45.0

**TUBE**


\*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (μm)	B (mm)
CLVC16T245MDGGEP	DGG	TSSOP	48	40	530	11.89	3600	4.9
V62/12667-01XE-T	DGG	TSSOP	48	40	530	11.89	3600	4.9






# EXAMPLE BOARD LAYOUT


DGG0048A

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



LAND PATTERN EXAMPLE  
SCALE:6X



SOLDER MASK DETAILS

4214859/B 11/2020

NOTES: (continued)


- 5. Publication IPC-7351 may have alternate designs.
- 6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

# EXAMPLE STENCIL DESIGN

DGG0048A

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



SOLDER PASTE EXAMPLE  
BASED ON 0.125 mm THICK STENCIL  
SCALE:6X

4214859/B 11/2020

NOTES: (continued)

7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
8. Board assembly site may have different recommendations for stencil design.

DGG (R-PDSO-G\*\*)

PLASTIC SMALL-OUTLINE PACKAGE

48 PINS SHOWN



- NOTES: A. All linear dimensions are in millimeters.  
 B. This drawing is subject to change without notice.  
 C. Body dimensions do not include mold protrusion not to exceed 0,15.  
 D. Falls within JEDEC MO-153

## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you fully indemnify TI and its representatives against any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](#), [TI's General Quality Guidelines](#), or other applicable terms available either on [ti.com](http://ti.com) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products. Unless TI explicitly designates a product as custom or customer-specified, TI products are standard, catalog, general purpose devices.

TI objects to and rejects any additional or different terms you may propose.

Copyright © 2025, Texas Instruments Incorporated

Last updated 10/2025