

# SN74LVCC4245A Octal Dual-Supply Bus Transceiver With Configurable Output Voltage and 3-State Outputs

## 1 Features

- 8-bit direction controlled translating bus transceiver
- 4.5V to 5.5V on A port and 2.7V to 5.5V on B port
- Robust, glitch-free power supply sequencing
- $V_{CC}$  isolation and  $V_{CC}$  disconnect feature
  - If either  $V_{CC}$  input is below 100mV or left floating, all I/O outputs are disabled and become high impedance
- Control inputs  $V_{IH}$  and  $V_{IL}$  levels are referenced to  $V_{CCA}$  voltage
- High drive strength for heavier loads: 24mA drive at 3V supply
- Latch-up performance exceeds 250mA per JESD 17
- Operating temperature range  $-40^{\circ}\text{C}$  to  $85^{\circ}\text{C}$
- ESD protection exceeds JESD 22
  - 2000V Human-Body Model (A114-A)
  - 1000V Charged-Device Model (C101)
- Compatible with SN74LVC4245

## 2 Applications

- Data concentrators
- Three phase UPS
- Servo drive power stage module
- Air conditioner outdoor unit
- [String inverter](#)
- [Communication module](#)
- [PLC, DCS, and PAC](#)

## 3 Description

This 8-bit (octal) noninverting bus transceiver uses two separate power-supply rails. The A port,  $V_{CCA}$ , is dedicated to accepting a 5V supply level, and the configurable B port, which is designed to track  $V_{CCB}$ , accepts voltages from 3V to 5V. This allows for translation from a 3.3V to a 5V environment and vice versa.

The SN74LVCC4245A device is designed for asynchronous communication between data buses. The SN74LVCC4245A device transmits data from the A bus to the B bus or from the B bus to the A bus, depending on the logic level at the direction-control (DIR) input. The output-enable ( $\overline{OE}$ ) input can be used to disable the device so the buses effectively are isolated. The control circuitry (DIR,  $\overline{OE}$ ) is powered by  $V_{CCA}$ .


This device is fully specified for partial-power-down applications using Ioff. The Ioff circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down. The  $V_{CC}$  isolation feature is designed so that if either  $V_{CCA}$  or  $V_{CCB}$  is less than 100mV, both I/O ports enter a high-impedance state by disabling their outputs.

### Package Information

PART NUMBER	PACKAGE <sup>(1)</sup>	PACKAGE SIZE <sup>(2)</sup>
SN74LVCC4245A	DB (SSOP, 24)	8.2mm × 7.8mm
	DW (SOIC, 24)	15.5mm × 10.3mm
	NS (SOP, 24)	15mm × 7.8mm
	PW (TSSOP, 24)	9.7mm × 6.4mm

(1) For more information, see [Section 14](#)

(2) The package size (length × width) is a nominal value and includes pins, where applicable.



**Logic Diagram (Positive Logic)**



## Table of Contents

<b>1 Features</b> .....	<b>1</b>	<b>10 Detailed Description</b> .....	<b>13</b>
<b>2 Applications</b> .....	<b>1</b>	10.1 Overview.....	13
<b>3 Description</b> .....	<b>1</b>	10.2 Functional Block Diagram.....	13
<b>4 Pin Configuration and Functions</b> .....	<b>3</b>	10.3 Feature Description.....	13
<b>5 Specifications</b> .....	<b>4</b>	10.4 Device Functional Modes.....	14
5.1 Absolute Maximum Ratings.....	4	<b>11 Application and Implementation</b> .....	<b>15</b>
5.2 ESD Ratings.....	4	11.1 Application Information.....	15
5.3 Recommended Operating Conditions.....	5	11.2 Typical Application.....	15
5.4 Thermal Information.....	6	11.3 Power Supply Recommendations.....	16
5.5 Electrical Characteristics.....	6	11.4 Layout.....	16
5.6 Switching Characteristics.....	7	<b>12 Device and Documentation Support</b> .....	<b>18</b>
5.7 Operating Characteristics.....	7	12.1 Documentation Support.....	18
5.8 Typical Characteristics.....	8	12.2 Receiving Notification of Documentation Updates..	18
<b>6 Parameter Measurement Information For A to B</b>		12.3 Support Resources.....	18
$V_{CCA} = 4.5V$ to $5.5V$ and $V_{CCB} = 2.7V$ to $3.6V$ .....	9	12.4 Trademarks.....	18
<b>7 Parameter Measurement Information For A to B</b>		12.5 Electrostatic Discharge Caution.....	18
$V_{CCA} = 4.5V$ to $5.5V$ and $V_{CCB} = 3.6V$ to $5.5V$ .....	10	12.6 Glossary.....	18
<b>8 Parameter Measurement Information For B to A</b>		<b>13 Revision History</b> .....	<b>19</b>
$V_{CCA} = 4.5V$ to $5.5V$ and $V_{CCB} = 2.7V$ to $3.6V$ .....	11	<b>14 Mechanical, Packaging, and Orderable</b>	
<b>9 Parameter Measurement Information For B to A</b>		<b>Information</b> .....	<b>19</b>
$V_{CCA} = 4.5V$ to $5.5V$ and $V_{CCB} = 3.6V$ to $5.5V$ .....	12		

## 4 Pin Configuration and Functions




Figure 4-1. DB, DW, NS, or PW Package, SSOP, SOIC, SOP, or TSSOP (Top View)

Table 4-1. Pin Functions

PIN		TYPE <sup>(1)</sup>	DESCRIPTION
NAME	NO.		
V <sub>CCA</sub>	1	—	A port power
DIR	2	I	Dir input
A1	3	I/O	A1 port
A2	4	I/O	A2 port
A3	5	I/O	A3 port
A4	6	I/O	A4 port
A5	7	I/O	A5 port
A6	8	I/O	A6 port
A7	9	I/O	A7 port
A8	10	I/O	A8 port
GND	11	—	Ground
GND	12	—	
GND	13	—	
B8	14	I/O	B8 port
B7	15	I/O	B7 port
B6	16	I/O	B6 port
B5	17	I/O	B5 port
B4	18	I/O	B4 port
B3	19	I/O	B3 port
B2	20	I/O	B2 port
B1	21	I/O	B1 port
OE	22	I	Output Enable active low
NC	23	—	Unconnected
V <sub>CCB</sub>	24	—	B port power

(1) Signal Types: I = Input, O = Output, I/O = Input or Output.

## 5 Specifications

### 5.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) <sup>(1)</sup>

		MIN	MAX	UNIT	
$V_{CCA}$ $V_{CCB}$	Supply voltage range	-0.5	6	V	
$V_I$	Input voltage range <sup>(2)</sup>	I/O ports (A port)	-0.5	$V_{CCA} + 0.5$	V
		I/O ports (B port)	-0.5	$V_{CCB} + 0.5$	
		Except I/O ports	-0.5	$V_{CCA} + 0.5$	
$V_O$	Output voltage range <sup>(2)</sup>	A port	-0.5	$V_{CCA} + 0.5$	V
		B port	-0.5	$V_{CCB} + 0.5$	
$I_{IK}$	Input clamp current	$V_I < 0$	-50	mA	
$I_{OK}$	Output clamp current	$V_O < 0$	-50	mA	
$I_O$	Continuous output current		±50	mA	
	Continuous current through $V_{CCA}$ , $V_{CCB}$ , or GND		±100	mA	
$\theta_{JA}$	Package thermal impedance <sup>(3)</sup>	DW package	46	°C/W	
		NS package	65		
$T_{stg}$	Storage temperature range	-65	150	°C	

(1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) This value is limited to 6V maximum.

(3) The package thermal impedance is calculated in accordance with JESD 51-7.

### 5.2 ESD Ratings

PARAMETER	DEFINITION	VALUE	UNIT	
$V_{(ESD)}$	Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins <sup>(1)</sup>	2000	V
		Charged device model (CDM), per JEDEC specification JESD22-C101, all pins <sup>(2)</sup>	1000	

(1) JEDEC document JEP155 states that 500V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250V CDM allows safe manufacturing with a standard ESD control process.

### 5.3 Recommended Operating Conditions

(1)

		V <sub>CCA</sub>	V <sub>CCB</sub>	MIN	NOM	MAX	UNIT
V <sub>CCA</sub>	Supply voltage			4.5	5	5.5	V
V <sub>CCB</sub>	Supply voltage			2.7	3.3	5.5	V
V <sub>IHA</sub>	High-level input voltage	4.5V	2.7V	2		V	
			3.6V	2			
			5.5V	2			
V <sub>IHB</sub>	High-level input voltage	4.5V	2.7V	2		V	
			3.6V	2			
			5.5V	3.85			
V <sub>ILA</sub>	Low-level input voltage	4.5V	2.7V	0.8		V	
			3.6V	0.8			
			5.5V	0.8			
V <sub>ILB</sub>	Low-level input voltage	4.5V	2.7V	0.8		V	
			3.6V	0.8			
			5.5V	1.65			
V <sub>IH</sub>	High-level input voltage (control pins) (referenced to V <sub>CCA</sub> )	4.5V	2.7V	2		V	
			3.6V	2			
			5.5V	2			
V <sub>IL</sub>	Low-level input voltage (control pins) (referenced to V <sub>CCA</sub> )	4.5V	2.7V	0.8		V	
			3.6V	0.8			
			5.5V	0.8			
V <sub>IA</sub>	Input voltage			0		V <sub>CCA</sub>	V
V <sub>IB</sub>	Input voltage			0		V <sub>CCB</sub>	V
V <sub>OA</sub>	Output voltage			0		V <sub>CCA</sub>	V
V <sub>OB</sub>	Output voltage			0		V <sub>CCB</sub>	V
I <sub>OHA</sub>	High-level output current	4.5V	3V			-24	mA
I <sub>OHB</sub>	High-level output current	4.5V	2.7V to 4.5V			-24	mA
I <sub>OLA</sub>	Low-level output current	4.5V	3V			24	mA
I <sub>OLB</sub>	Low-level output current	4.5V	2.7V to 4.5V			24	mA
T <sub>A</sub>	Operating free-air temperature			-40		85	°C

(1) All unused inputs of the device must be held at the associated V<sub>CC</sub> or GND for proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number [SCBA004](#).

## 5.4 Thermal Information

THERMAL METRIC <sup>(1)</sup>		SN74LVCC4245A		UNIT
		PW (TSSOP)	DB (SSOP)	
		24 PINS	24 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	100.6	90.7	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	44.7	51.9	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	55.8	49.7	°C/W
$\Psi_{JT}$	Junction-to-top characterization parameter	6.8	18.8	°C/W
$\Psi_{JB}$	Junction-to-board characterization parameter	55.4	49.3	°C/W

(1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC package thermal metrics](#) application note.

## 5.5 Electrical Characteristics

over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	$V_{CCA}$	$V_{CCB}$	MIN	TYP	MAX	UNIT
$V_{OHA}$		$I_{OH} = -100\mu A$	4.5V	3V	4.4	4.49		V
		$I_{OH} = -24mA$	4.5V	3V	3.76	4.25		
$V_{OHB}$		$I_{OH} = -100\mu A$	4.5V	3V	2.9	2.99		V
		$I_{OH} = -12mA$	4.5V	2.7V	2.2	2.5		
				3V	2.46	2.85		
		$I_{OH} = -24mA$	4.5V	2.7V	2.1	2.3		
3V	2.25			2.65				
$V_{OLA}$		$I_{OL} = 100\mu A$	4.5V	3V			0.1	V
		$I_{OL} = 24mA$	4.5V	3V		0.21	0.44	
$V_{OLB}$		$I_{OL} = 100\mu A$	4.5V	3V			0.1	V
		$I_{OL} = 12mA$	4.5V	2.7V		0.11	0.44	
				3V		0.22	0.5	
		$I_{OL} = 24mA$	4.5V	3V		0.21	0.44	
4.5V				0.18	0.44			
$I_I$	Control inputs	$V_I = V_{CCA}$ or GND	5.5V	3.6V		$\pm 0.1$	$\pm 1$	$\mu A$
$I_{off}$	Input and output power-off leakage current	$V_I$ or $V_O = 0$ to 5.5V	$V_{CCA} = 0$ to 5.5V	$V_{CCB} = 0V$		$\pm 0.5$	$\pm 2$	$\mu A$
			$V_{CCA} = 0$ to 5.5V	$V_{CCB} = 0V$		$\pm 0.5$	$\pm 2$	
$I_{OZ}$ <sup>(1)</sup>	A or B ports	$V_O = V_{CCA/B}$ or GND, $V_I = V_{IL}$ or $V_{IH}$	5.5V	3.6V		$\pm 0.5$	$\pm 5$	$\mu A$
$I_{CCA}$	B to A	$A_n = V_{CC}$ or GND	5.5V	Open		8	18	$\mu A$
		$I_O$ (A port) = 0, $B_n = V_{CCB}$ or GND	5.5V	3.6V		8	18	
$I_{CCB}$	A to B	$A_n = V_{CCA}$ or GND, $I_O$ (B port) = 0	5.5V	3.6V		5	15	$\mu A$
			5.5V	5.5V		8	18	

## 5.5 Electrical Characteristics (continued)

over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	V <sub>CCA</sub>	V <sub>CCB</sub>	MIN	TYP	MAX	UNIT
$\Delta I_{CCA}$ (2)	A port	V <sub>I</sub> = V <sub>CCA</sub> – 2.1V, Other inputs at V <sub>CCA</sub> or GND, $\overline{OE}$ at GND and DIR at V <sub>CCA</sub>	5.5V	5.5V		1.35	1.5	mA
	$\overline{OE}$	V <sub>I</sub> = V <sub>CCA</sub> – 2.1V, Other inputs at V <sub>CCA</sub> or GND, DIR at V <sub>CCA</sub> or GND	5.5V	5.5V		1	1.5	
	DIR	V <sub>I</sub> = V <sub>CCA</sub> – 2.1V, Other inputs at V <sub>CCA</sub> or GND, $\overline{OE}$ at V <sub>CCA</sub> or GND	5.5V	3.6V		1	1.5	
$\Delta I_{CCB}$ (2)	B port	V <sub>I</sub> = V <sub>CCB</sub> – 0.6V, Other inputs at V <sub>CCB</sub> or GND, $\overline{OE}$ at GND and DIR at GND	5.5V	3.6V		0.35	0.5	mA
C <sub>i</sub>	Control inputs	V <sub>I</sub> = V <sub>CCA</sub> or GND	Open	Open		5		pF
C <sub>io</sub>	A or B ports	V <sub>O</sub> = V <sub>CCA/B</sub> or GND	5V	3.3V		11		pF

(1) For I/O ports, the parameter I<sub>OZ</sub> includes the input leakage current.

(2) This is the increase in supply current for each input that is at one of the specified TTL voltage levels, rather than 0V or the associated V<sub>CC</sub>.

## 5.6 Switching Characteristics

over recommended operating free-air temperature range, C<sub>L</sub> = 50pF (unless otherwise noted) (see Figure 6-1 through Figure 9-1)



PARAMETER	FROM (INPUT)	TO (OUTPUT)	V <sub>CCA</sub> = 5V ± 0.5V, V <sub>CCB</sub> = 5V ± 0.5V		V <sub>CCA</sub> = 5V ± 0.5V, V <sub>CCB</sub> = 2.7V to 3.6V		UNIT
			MIN	MAX	MIN	MAX	
t <sub>PHL</sub>	A	B	1	7.1	1	7	ns
t <sub>PLH</sub>			1	6	1	7	
t <sub>PHL</sub>	B	A	1	6.8	1	6.2	ns
t <sub>PLH</sub>			1	6.1	1	5.3	
t <sub>PZL</sub>	$\overline{OE}$	A	1	9	1	9	ns
t <sub>PZH</sub>			1	8.3	1	8	
t <sub>PZL</sub>	$\overline{OE}$	B	1	8.2	1	10	ns
t <sub>PZH</sub>			1	8.1	1	10.2	
t <sub>PLZ</sub>	$\overline{OE}$	A	1	4.7	1	5.2	ns
t <sub>PHZ</sub>			1	4.9	1	5.2	
t <sub>PLZ</sub>	$\overline{OE}$	B	1	5.4	1	5.9	ns
t <sub>PHZ</sub>			1	6.3	1	7.4	

## 5.7 Operating Characteristics

V<sub>CCA</sub> = 5V, V<sub>CCB</sub> = 3.3V, T<sub>A</sub> = 25°C


PARAMETER		TEST CONDITIONS	TYP	UNIT
C <sub>pd</sub>	Power dissipation capacitance per transceiver	Outputs enabled	20	pF
		Outputs disabled	6.5	

### 5.8 Typical Characteristics






## 6 Parameter Measurement Information For A to B

$V_{CCA} = 4.5V$  to  $5.5V$  and  $V_{CCB} = 2.7V$  to  $3.6V$



TEST	S1
$t_{PLH}/t_{PHL}$	Open
$t_{PLZ}/t_{PZL}$	6 V
$t_{PHZ}/t_{PZH}$	GND




- NOTES: A.  $C_L$  includes probe and jig capacitance.  
 B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.  
 C. All input pulses are supplied by generators having the following characteristics:  $PRR \leq 10$  MHz,  $Z_O = 50 \Omega$ ,  $t_r \leq 2.5$  ns,  $t_f \leq 2.5$  ns.  
 D. The outputs are measured one at a time, with one transition per measurement.  
 E. All parameters and waveforms are not applicable to all devices.




Figure 6-1. Load Circuit and Voltage Waveforms

## 7 Parameter Measurement Information For A to B

$V_{CCA} = 4.5V$  to  $5.5V$  and  $V_{CCB} = 3.6V$  to  $5.5V$



TEST	S1
$t_{PLH}/t_{PHL}$	Open
$t_{PLZ}/t_{PZL}$	7 V
$t_{PHZ}/t_{PZH}$	GND




- NOTES: A.  $C_L$  includes probe and jig capacitance.  
 B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.  
 C. All input pulses are supplied by generators having the following characteristics:  $PRR \leq 10 \text{ MHz}$ ,  $Z_O = 50 \Omega$ ,  $t_r \leq 2.5 \text{ ns}$ ,  $t_f \leq 2.5 \text{ ns}$ .  
 D. The outputs are measured one at a time, with one transition per measurement.  
 E. All parameters and waveforms are not applicable to all devices.

**Figure 7-1. Load Circuit and Voltage Waveforms**


### 8 Parameter Measurement Information For B to A

$V_{CCA} = 4.5V$  to  $5.5V$  and  $V_{CCB} = 2.7V$  to  $3.6V$




**LOAD CIRCUIT**


TEST	S1
$t_{PLH}/t_{PHL}$	Open
$t_{PLZ}/t_{PZL}$	$2 \times V_{CCA}$
$t_{PHZ}/t_{PZH}$	GND



**VOLTAGE WAVEFORMS  
PULSE DURATION**



**VOLTAGE WAVEFORMS  
PROPAGATION DELAY TIMES  
NONINVERTING OUTPUTS**




**VOLTAGE WAVEFORMS  
ENABLE AND DISABLE TIMES  
LOW- AND HIGH-LEVEL ENABLING**

- NOTES: A.  $C_L$  includes probe and jig capacitance.  
 B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.  
 C. All input pulses are supplied by generators having the following characteristics:  $PRR \leq 10$  MHz,  $Z_O = 50 \Omega$ ,  $t_r \leq 2.5$  ns,  $t_f \leq 2.5$  ns.  
 D. The outputs are measured one at a time, with one transition per measurement.  
 E. All parameters and waveforms are not applicable to all devices.




**Figure 8-1. Load Circuit and Voltage Waveforms**

## 9 Parameter Measurement Information For B to A

$V_{CCA} = 4.5V$  to  $5.5V$  and  $V_{CCB} = 3.6V$  to  $5.5V$



TEST	S1
$t_{PLH}/t_{PHL}$	Open
$t_{PLZ}/t_{PZL}$	7 V
$t_{PHZ}/t_{PZH}$	GND



- NOTES: A.  $C_L$  includes probe and jig capacitance.  
 B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.  
 C. All input pulses are supplied by generators having the following characteristics:  $PRR \leq 10$  MHz,  $Z_O = 50 \Omega$ ,  $t_r \leq 2.5$  ns,  $t_f \leq 2.5$  ns.  
 D. The outputs are measured one at a time, with one transition per measurement.  
 E. All parameters and waveforms are not applicable to all devices.


**Figure 9-1. Load Circuit and Voltage Waveforms**

## 10 Detailed Description

### 10.1 Overview

SN74LVCC4245A is an 8-bit (octal) noninverting bus transceiver contains two separate supply rails; B port has  $V_{CCB}$ , which is set at 3.3V, and A port has  $V_{CCA}$ , which is set at 5V. This allows for translation from a 3.3V to a 5V environment, and vice versa, designed for asynchronous communication between data buses. Glitch-free power supply sequencing allows either supply rail to be powered on or off in any order while providing robust power sequencing performance. The device transmits data from the A bus to the B bus or from the B bus to the A bus, depending on the logic level at the direction-control (DIR) input. The output-enable ( $\overline{OE}$ ) input can be used to disable the device so the buses are effectively isolated. The control circuitry (DIR,  $\overline{OE}$ ) is powered by  $V_{CCA}$ .

### 10.2 Functional Block Diagram



### 10.3 Feature Description

- 24mA drive at 3V supply
  - Good for heavier loads and longer traces
- Low  $V_{IH}$ 
  - Allows 3.3V to 5V translation

#### 10.3.1 Glitch-free Power Supply Sequencing

Either supply rail can be powered on or off in any order without producing a glitch on the I/Os (that is, where the output erroneously transitions to  $V_{CC}$  when it must be held low or vice versa). Glitches of this nature can be misinterpreted by a peripheral as a valid data bit, which could trigger a false device reset of the peripheral, a false device configuration of the peripheral, or even a false data initialization by the peripheral.

#### 10.3.2 $V_{CC}$ Isolation and $V_{CC}$ Disconnect

The I/O's enter a high-impedance state when either supply is  $<100\text{mV}$  or left floating (disconnected), while the other supply is still connected to the device. It is recommended that the I/O's for this device are not driven or kept low before floating (disconnecting) either supply. The maximum leakage into or out of any input or output pin on the device is specified by  $I_{off}$  in the *Electrical Characteristics*.

## 10.4 Device Functional Modes

**Table 10-1. Function Table  
(Each Transceiver)**

INPUTS		OPERATION
$\overline{OE}$	DIR	
L	L	B data to A bus
L	H	A data to B bus
H	X	Isolation

## 11 Application and Implementation


### Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

### 11.1 Application Information

The SN74LVCC4245A device pinout allows the designer to switch to a normal all 3.3V or all 5V 20-pin '245 device without redesigning the board. The designer uses the data paths for pins 2–11 and 14–23 of the SN74LVCC4245A to align with the conventional SN74LVCC4245A device's pinout. SN74LVCC4245A is a high drive CMOS device that can be used for a multitude of bus interface type applications where output drive or PCB trace length is a concern.

### 11.2 Typical Application



**Figure 11-1. Typical Application Schematic**

#### 11.2.1 Design Requirements

This device uses CMOS technology and has balanced output drive. Care should be taken to avoid bus contention because it can drive currents that would exceed maximum limits. The high drive will also create fast edges into light loads so routing and load conditions should be considered to prevent ringing.

### 11.2.2 Detailed Design Procedure


#### 1. Recommended Input Conditions:

- For rise time and fall time specifications, see ( $\Delta t/\Delta V$ ) in the [Recommended Operating Conditions](#) table.
- For specified high and low levels, see ( $V_{IH}$  and  $V_{IL}$ ) in the [Recommended Operating Conditions](#) table.


#### 2. Recommend Output Conditions:

- Load currents should not exceed ( $I_O$  max) per output and should not exceed (Continuous current through  $V_{CC}$  or GND) total current for the part. These limits are located in the [Absolute Maximum Ratings](#) table.
- Outputs should not be pulled above  $V_{CC}$ .
- Series resistors on the output may be used if the user desires to slow the output edge signal or limit the output current.

### 11.2.3 Application Curves



**Figure 11-2. Output Drive Current ( $I_{OL}$ ) vs LOW-level Output Voltage ( $V_{OL}$ )**



**Figure 11-3. Output Drive Current ( $I_{OH}$ ) vs HIGH-level Output Voltage ( $V_{OH}$ )**

### 11.3 Power Supply Recommendations

Always apply a ground reference to the GND pins first. This device is designed for glitch free power sequencing without any supply sequencing requirements such as ramp order. This device was designed with various power supply sequencing methods in mind to help prevent unintended triggering of downstream devices, as described in [Glitch-free Power Supply Sequencing](#)


### 11.4 Layout

#### 11.4.1 Layout Guidelines

When using multiple bit logic devices, inputs should not float. In many cases, functions or parts of functions of digital logic devices are unused. Some examples are when only two inputs of a triple-input AND gate are used, or when only 3 of the 4-buffer gates are used. Such input pins should not be left unconnected because the undefined voltages at the outside connections result in undefined operational states.

Specified in [Figure 11-4](#) are rules that must be observed under all circumstances. All unused inputs of digital logic devices must be connected to a high or low bias to prevent them from floating. The logic level that should be applied to any particular unused input depends on the function of the device. Generally they will be tied to GND or  $V_{CC}$ , whichever makes more sense or is more convenient.

### 11.4.2 Layout Example



**Figure 11-4. Layout Diagram**

## 12 Device and Documentation Support

TI offers an extensive line of development tools. Tools and software to evaluate the performance of the device, generate code, and develop solutions are listed below.

### 12.1 Documentation Support

#### 12.1.1 Related Documentation

For related documentation, see the following:

- Texas Instruments, [Voltage-Level-Translation Devices application note](#)

### 12.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on [ti.com](http://ti.com). Click on *Notifications* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

### 12.3 Support Resources

TI E2E™ [support forums](#) are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use](#).

### 12.4 Trademarks

TI E2E™ is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

### 12.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

### 12.6 Glossary

[TI Glossary](#) This glossary lists and explains terms, acronyms, and definitions.

## 13 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

<b>Changes from Revision N (December 2022) to Revision O (May 2026)</b>	<b>Page</b>
• Added additional features.....	1
• Updated the description.....	1
• Updated the <i>Electrical Characteristics</i> section.....	6
• Removed Power-Up Consideration.....	12
• Added <a href="#">Section 10.3.1</a> .....	13
• Added <a href="#">Section 10.3.2</a> .....	13
• Updated <a href="#">Section 11.3</a> .....	16

---

<b>Changes from Revision M (March 2005) to Revision N (December 2022)</b>	<b>Page</b>
• Removed ordering information.....	1
• Updated the numbering format for tables, figures, and cross-references throughout the document.....	1
• Added the <i>Pin Configuration and Functions, Detailed Description, Application and Implementation, Layout</i> sections .....	1
• Added thermal values for PW package.....	6

---

## 14 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

**PACKAGING INFORMATION**

Orderable part number	Status (1)	Material type (2)	Package   Pins	Package qty   Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
<a href="#">SN74LVCC4245ADBR</a>	Active	Production	SSOP (DB)   24	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LG245A
SN74LVCC4245ADBR.B	Active	Production	SSOP (DB)   24	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LG245A
SN74LVCC4245ADBRG4	Active	Production	SSOP (DB)   24	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LG245A
SN74LVCC4245ADBRG4.B	Active	Production	SSOP (DB)   24	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LG245A
<a href="#">SN74LVCC4245ADW</a>	Active	Production	SOIC (DW)   24	25   TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LVCC4245A
SN74LVCC4245ADW.B	Active	Production	SOIC (DW)   24	25   TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LVCC4245A
SN74LVCC4245ADWE4	Active	Production	SOIC (DW)   24	25   TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LVCC4245A
<a href="#">SN74LVCC4245ADWR</a>	Active	Production	SOIC (DW)   24	2000   LARGE T&R	Yes	NIPDAU   SN	Level-1-260C-UNLIM	-40 to 85	LVCC4245A
SN74LVCC4245ADWR.B	Active	Production	SOIC (DW)   24	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LVCC4245A
<a href="#">SN74LVCC4245ADWRG4</a>	Active	Production	SOIC (DW)   24	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LVCC4245A
SN74LVCC4245ADWRG4.B	Active	Production	SOIC (DW)   24	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LVCC4245A
<a href="#">SN74LVCC4245ANSR</a>	Active	Production	SOP (NS)   24	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LVCC4245A
SN74LVCC4245ANSR.B	Active	Production	SOP (NS)   24	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LVCC4245A
SN74LVCC4245ANSRG4	Active	Production	SOP (NS)   24	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LVCC4245A
SN74LVCC4245ANSRG4.B	Active	Production	SOP (NS)   24	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LVCC4245A
<a href="#">SN74LVCC4245APW</a>	Active	Production	TSSOP (PW)   24	60   TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LG245A
SN74LVCC4245APW.B	Active	Production	TSSOP (PW)   24	60   TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LG245A
<a href="#">SN74LVCC4245APWR</a>	Active	Production	TSSOP (PW)   24	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LG245A
SN74LVCC4245APWR.A	Active	Production	TSSOP (PW)   24	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LG245A
SN74LVCC4245APWRE4	Active	Production	TSSOP (PW)   24	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LG245A
SN74LVCC4245APWRG4	Active	Production	TSSOP (PW)   24	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LG245A
<a href="#">SN74LVCC4245APWT</a>	Active	Production	TSSOP (PW)   24	250   SMALL T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LG245A
SN74LVCC4245APWT.B	Active	Production	TSSOP (PW)   24	250   SMALL T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LG245A
SN74LVCC4245APWTE4	Active	Production	TSSOP (PW)   24	250   SMALL T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LG245A

(1) **Status:** For more details on status, see our [product life cycle](#).

(2) **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

(3) **RoHS values:** Yes, No, RoHS Exempt. See the [TI RoHS Statement](#) for additional information and value definition.

(4) **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

(5) **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

(6) **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

**OTHER QUALIFIED VERSIONS OF SN74LVCC4245A :**

- Enhanced Product : [SN74LVCC4245A-EP](#)

NOTE: Qualified Version Definitions:

- Enhanced Product - Supports Defense, Aerospace and Medical Applications

**TAPE AND REEL INFORMATION**

**QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE**


\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74LVCC4245ADBR	SSOP	DB	24	2000	330.0	16.4	8.2	8.8	2.5	12.0	16.0	Q1
SN74LVCC4245ADBRG4	SSOP	DB	24	2000	330.0	16.4	8.2	8.8	2.5	12.0	16.0	Q1
SN74LVCC4245ADWR	SOIC	DW	24	2000	330.0	24.4	10.75	15.7	2.7	12.0	24.0	Q1
SN74LVCC4245ADWRG4	SOIC	DW	24	2000	330.0	24.4	10.75	15.7	2.7	12.0	24.0	Q1
SN74LVCC4245APWR	TSSOP	PW	24	2000	330.0	16.4	6.95	8.3	1.6	8.0	16.0	Q1
SN74LVCC4245APWT	TSSOP	PW	24	250	330.0	16.4	6.95	8.3	1.6	8.0	16.0	Q1

**TAPE AND REEL BOX DIMENSIONS**


\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74LVCC4245ADBR	SSOP	DB	24	2000	353.0	353.0	32.0
SN74LVCC4245ADBRG4	SSOP	DB	24	2000	353.0	353.0	32.0
SN74LVCC4245ADWR	SOIC	DW	24	2000	350.0	350.0	43.0
SN74LVCC4245ADWRG4	SOIC	DW	24	2000	350.0	350.0	43.0
SN74LVCC4245APWR	TSSOP	PW	24	2000	353.0	353.0	32.0
SN74LVCC4245APWT	TSSOP	PW	24	250	353.0	353.0	32.0

**TUBE**


\*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (μm)	B (mm)
SN74LVCC4245ADW	DW	SOIC	24	25	506.98	12.7	4826	6.6
SN74LVCC4245ADW.B	DW	SOIC	24	25	506.98	12.7	4826	6.6
SN74LVCC4245ADWE4	DW	SOIC	24	25	506.98	12.7	4826	6.6
SN74LVCC4245APW	PW	TSSOP	24	60	530	10.2	3600	3.5
SN74LVCC4245APW.B	PW	TSSOP	24	60	530	10.2	3600	3.5




# EXAMPLE BOARD LAYOUT


PW0024A

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



LAND PATTERN EXAMPLE  
EXPOSED METAL SHOWN  
SCALE: 10X



SOLDER MASK DETAILS

4220208/A 02/2017

NOTES: (continued)


- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

# EXAMPLE STENCIL DESIGN

PW0024A

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.

# MECHANICAL DATA

NS (R-PDSO-G\*\*)

PLASTIC SMALL-OUTLINE PACKAGE


14-PINS SHOWN



- NOTES:
- A. All linear dimensions are in millimeters.
  - B. This drawing is subject to change without notice.
  - C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.

DW (R-PDSO-G24)


PLASTIC SMALL OUTLINE



- NOTES:
- A. All linear dimensions are in inches (millimeters). Dimensioning and tolerancing per ASME Y14.5M-1994.
  - B. This drawing is subject to change without notice.
  - C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
  - D. Falls within JEDEC MS-013 variation AD.

DW (R-PDSO-G24)

PLASTIC SMALL OUTLINE



- NOTES:
- A. All linear dimensions are in millimeters.
  - B. This drawing is subject to change without notice.
  - C. Refer to IPC7351 for alternate board design.
  - D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525
  - E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.

DB (R-PDSO-G\*\*)

PLASTIC SMALL-OUTLINE

28 PINS SHOWN



- NOTES: A. All linear dimensions are in millimeters.  
 B. This drawing is subject to change without notice.  
 C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.  
 D. Falls within JEDEC MO-150

## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you fully indemnify TI and its representatives against any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](#), [TI's General Quality Guidelines](#), or other applicable terms available either on [ti.com](http://ti.com) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products. Unless TI explicitly designates a product as custom or customer-specified, TI products are standard, catalog, general purpose devices.

TI objects to and rejects any additional or different terms you may propose.

Copyright © 2026, Texas Instruments Incorporated

Last updated 10/2025