

SN74LVTH16245A-Q1

3.3-V ABT 16-BIT BUS TRANSCEIVER WITH 3-STATE OUTPUTS

SCAS772C – JUNE 2004 – REVISED JANUARY 2008

- Qualified for Automotive Applications
- Member of the Texas Instruments Widebus™ Family
- State-of-the-Art Advanced BiCMOS Technology (ABT) Design for 3.3-V Operation and Low Static-Power Dissipation
- Supports Mixed-Mode Signal Operation (5-V Input and Output Voltages With 3.3-V V_{CC})
- Supports Unregulated Battery Operation Down To 2.7 V
- Typical V_{OLP} (Output Ground Bounce) <0.8 V at $V_{CC} = 3.3$ V, $T_A = 25^\circ\text{C}$
- Distributed V_{CC} and GND Pins Minimize High-Speed Switching Noise
- Flow-Through Architecture Optimizes PCB Layout
- I_{off} and Power-Up 3-State Support Hot Insertion
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Latch-Up Performance Exceeds 500 mA Per JESD 17

DGG OR DL PACKAGE
(TOP VIEW)

| | | | |
|----------|----|----|------------------|
| 1DIR | 1 | 48 | $\overline{1OE}$ |
| 1B1 | 2 | 47 | 1A1 |
| 1B2 | 3 | 46 | 1A2 |
| GND | 4 | 45 | GND |
| 1B3 | 5 | 44 | 1A3 |
| 1B4 | 6 | 43 | 1A4 |
| V_{CC} | 7 | 42 | V_{CC} |
| 1B5 | 8 | 41 | 1A5 |
| 1B6 | 9 | 40 | 1A6 |
| GND | 10 | 39 | GND |
| 1B7 | 11 | 38 | 1A7 |
| 1B8 | 12 | 37 | 1A8 |
| 2B1 | 13 | 36 | 2A1 |
| 2B2 | 14 | 35 | 2A2 |
| GND | 15 | 34 | GND |
| 2B3 | 16 | 33 | 2A3 |
| 2B4 | 17 | 32 | 2A4 |
| V_{CC} | 18 | 31 | V_{CC} |
| 2B5 | 19 | 30 | 2A5 |
| 2B6 | 20 | 29 | 2A6 |
| GND | 21 | 28 | GND |
| 2B7 | 22 | 27 | 2A7 |
| 2B8 | 23 | 26 | 2A8 |
| 2DIR | 24 | 25 | $\overline{2OE}$ |

description/ordering information

The SN74LVTH16245A is a 16-bit (dual-octal) noninverting 3-state transceiver designed for low-voltage (3.3-V) V_{CC} operation, but with the capability to provide a TTL interface to a 5-V system environment.

This device can be used as two 8-bit transceivers or one 16-bit transceiver. It allows data transmission from the A bus to the B bus or from the B bus to the A bus, depending on the logic level at the direction-control (DIR) input. The output-enable (\overline{OE}) input can be used to disable the devices so that the buses are isolated.

Active bus-hold circuitry holds unused or undriven inputs at a valid logic state. Use of pullup or pulldown resistors with bus-hold circuitry is not recommended.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Widebus is a trademark of Texas Instruments.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 2008, Texas Instruments Incorporated

SN74LVTH16245A-Q1 3.3-V ABT 16-BIT BUS TRANSCEIVER WITH 3-STATE OUTPUTS

SCAS772C – JUNE 2004 – REVISED JANUARY 2008

description/ordering information (continued)

When V_{CC} is between 0 and 1.5 V, the device is in the high-impedance state during power up or power down. However, to ensure the high-impedance state above 1.5 V, \overline{OE} shall be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

This device is fully specified for hot-insertion applications using I_{off} and power-up 3-state. The I_{off} circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down. The power-up 3-state circuitry places the outputs in the high-impedance state during power up and power down, which prevents driver conflict.

ORDERING INFORMATION†

| TA | PACKAGE‡ | | ORDERABLE PART NUMBER | TOP-SIDE MARKING |
|----------------|-------------|---------------|-----------------------|------------------|
| –40°C to 125°C | SSOP – DL | Tape and reel | CLVTH16245AQDLRQ1§ | LH16245AQ1 |
| | TSSOP – DGG | Tape and reel | CLVTH16245AQDGGRQ1 | LH16245AQ1 |

† For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI web site at www.ti.com.


‡ Package drawings, thermal data, and symbolization are available at www.ti.com/packaging.

§ Product Preview

FUNCTION TABLE
(each 8-bit section)

| INPUTS | | OPERATION |
|-----------------|-----|-----------------|
| \overline{OE} | DIR | |
| L | L | B data to A bus |
| L | H | A data to B bus |
| H | X | Isolation |

logic diagram (positive logic)



SN74LVTH16245A-Q1
3.3-V ABT 16-BIT BUS TRANSCEIVER
WITH 3-STATE OUTPUTS

SCAS772C – JUNE 2004 – REVISED JANUARY 2008

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

| | |
|--|----------------------------|
| Supply voltage range, V_{CC} | –0.5 V to 4.6 V |
| Input voltage range, V_I (see Note 1) | –0.5 V to 7 V |
| Voltage range applied to any output in the high-impedance or power-off state, V_O (see Note 1) | –0.5 V to 7 V |
| Voltage range applied to any output in the high state, V_O (see Note 1) | –0.5 V to $V_{CC} + 0.5$ V |
| Current into any output in the low state, I_{OL} | 96 mA |
| Current into any output in the high state, I_O (see Note 2) | 48 mA |
| Input clamp current, I_{IK} ($V_I < 0$) | –50 mA |
| Output clamp current, I_{OK} ($V_O < 0$) | –50 mA |
| Package thermal impedance, θ_{JA} (see Note 3): DGG package | 70°C/W |
| DL package | 63°C/W |
| Storage temperature range, T_{stg} | –65°C to 150°C |

† Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
2. This current flows only when the output is in the high state and $V_O > V_{CC}$.
3. The package thermal impedance is calculated in accordance with JESD 51-7.

recommended operating conditions (see Note 4)

| | | | SN74LVTH16245AQ | | | | UNIT |
|---------------------|------------------------------------|-----------------|---------------------------------|-----|--------------------------------|-----|------|
| | | | T _A = −40°C TO 125°C | | T _A = −40°C TO 85°C | | |
| | | | MIN | MAX | MIN | MAX | |
| V _{CC} | Supply voltage | | 2.7 | 3.6 | 2.7 | 3.6 | V |
| V _{IH} | High-level input voltage | | 2 | | 2 | | V |
| V _{IL} | Low-level input voltage | | 0.8 | | 0.8 | | V |
| V _I | Input voltage | | 5.5 | | 5.5 | | V |
| I _{OH} | High-level output current | | −24 | | −32 | | mA |
| I _{OL} | Low-level output current | | 24 | | 64 | | mA |
| Δt/Δv | Input transition rise or fall rate | Outputs enabled | 10 | | 10 | | ns/V |
| Δt/ΔV _{CC} | Power-up ramp rate | | 200 | | 200 | | μs/V |

NOTE 4: All unused control inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.

SN74LVTH16245A-Q1

3.3-V ABT 16-BIT BUS TRANSCEIVER

WITH 3-STATE OUTPUTS

SCAS772C – JUNE 2004 – REVISED JANUARY 2008

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER | | TEST CONDITIONS | | SN74LVTH16245AQ | | | | | | UNIT | |
|--|-------------------------|--|----------------------------------|--|------|--|-----------------------|------|------|------|------|
| | | | | –40°C TO 125°C | | | –40°C TO 85°C | | | | |
| | | | | MIN | TYP† | MAX | MIN | TYP† | MAX | | |
| V _{IK} | | V _{CC} = 2.7 V, I _I = –18 mA | | –1.2 | | | –1.2 | | | V | |
| V _{OH} | | V _{CC} = 2.7 V to 3.6 V, I _{OH} = –100 μA | | V _{CC} – 0.2 | | | V _{CC} – 0.2 | | | V | |
| | | V _{CC} = 2.7 V, I _{OH} = –8 mA | | 2.4 | | | 2.4 | | | | |
| | | V _{CC} = 3 V | I _{OH} = –24 mA | 2 | | | | | | | |
| | | | I _{OH} = –32 mA | | | | 2 | | | | |
| V _{OL} | | V _{CC} = 2.7 V | I _{OL} = 100 μA | 0.2 | | | 0.2 | | | V | |
| | | | I _{OL} = 24 mA | 0.5 | | | 0.5 | | | | |
| | | | V _{CC} = 3 V | I _{OL} = 16 mA | 0.4 | | | 0.4 | | | |
| | | I _{OL} = 32 mA | | | | | 0.5 | | | | |
| | | I _{OL} = 64 mA | | | | | 0.55 | | | | |
| | | I _I | Control inputs | V _{CC} = 3.6 V, V _I = V _{CC} or GND | | ±1 | | | ±1 | | |
| V _{CC} = 0 or 3.6 V, V _I = 5.5 V | | | | 10 | | | 10 | | | | |
| A or B ports‡ | V _{CC} = 3.6 V | | V _I = 5.5 V | 20 | | | 20 | | | | |
| | | | V _I = V _{CC} | 5 | | | 1 | | | | |
| | | | V _I = 0 | –5 | | | –5 | | | | |
| | | | | I _{off} | | V _{CC} = 0, V _I or V _O = 0 to 4.5 V | | | | | ±100 |
| I _{I(hold)} | A or B ports | V _{CC} = 3 V | V _I = 0.8 V | 75 | | | 75 | | | μA | |
| | | | V _I = 2 V | –75 | | | –75 | | | | |
| | | V _{CC} = 3.6 V§, V _I = 0 V to 3.6 V | | | | | 500 –750 | | | μA | |
| | | I _{OZPU} | | V _{CC} = 0 to 1.5 V, V _O = 0.5 V to 3 V, OE = don't care | | ±100 | | | ±100 | | |
| I _{OZPD} | | V _{CC} = 1.5 V to 0, V _O = 0.5 V to 3 V, OE = don't care | | ±100 | | | ±100 | | | μA | |
| I _{CC} | | V _{CC} = 3.6 V, I _O = 0, V _I = V _{CC} or GND | Outputs high | | 0.19 | | | 0.19 | | | mA |
| | | | Outputs low | | 5 | | | 5 | | | |
| | | | Outputs disabled | | 0.19 | | | 0.19 | | | |
| ΔI _{CC} ¶ | | V _{CC} = 3 V to 3.6, One input at V _{CC} – 0.6 V, Other inputs at V _{CC} or GND | | 0.2 | | | 0.2 | | | mA | |
| C _i | | V _I = 3 V or 0 | | 4 | | | 4 | | | pF | |
| C _{io} | | V _O = 3 V or 0 | | 10 | | | 10 | | | pF | |

† All typical values are at $V_{CC} = 3.3\text{ V}$, $T_A = 25^\circ\text{C}$.

‡ Unused pins at $V_{CC}\text{ or GND}$

§ This is the bus-hold maximum dynamic current. It is the minimum overdrive current required to switch the input from one state to another.

¶ This is the increase in supply current for each input that is at the specified TTL voltage level, rather than $V_{CC}\text{ or GND}$.

SN74LVTH16245A-Q1
3.3-V ABT 16-BIT BUS TRANSCEIVER
WITH 3-STATE OUTPUTS

SCAS772C – JUNE 2004 – REVISED JANUARY 2008

switching characteristics over recommended operating free-air temperature range, $C_L = 50$ pF (unless otherwise noted) (see Figure 1)

| PARAMETER | FROM (INPUT) | TO (OUTPUT) | SN74LVTH16245AQ | | | | | | | | | | UNIT |
|--------------------|-----------------|----------------|------------------------------------|-----|-------------------------|-----|------------------------------------|------|---------------|-------------------------|-----|----|------|
| | | | −40°C TO 125°C | | | | | | −40°C TO 85°C | | | | |
| | | | V _{CC} = 3.3 V ± 0.3 V | | V _{CC} = 2.7 V | | V _{CC} = 3.3 V ± 0.3 V | | | V _{CC} = 2.7 V | | | |
| | | | MIN | MAX | MIN | MAX | MIN | TYP† | MAX | MIN | MAX | | |
| t _{PLH} | A or B | B or A | 0.5 | 4.5 | 4.6 | | 1.5 | 2.3 | 3.3 | 3.7 | | ns | |
| t _{PHL} | | | 0.5 | 4.4 | 3.9 | | 1.3 | 2.1 | 3.3 | 3.5 | | | |
| t _{PZH} | \overline{OE} | A or B | 0.5 | 6.5 | 6.6 | | 1.5 | 2.8 | 4.5 | 5.3 | | ns | |
| t _{PZL} | | | 0.5 | 5.4 | 6.2 | | 1.6 | 2.9 | 4.6 | 5.2 | | | |
| t _{PHZ} | \overline{OE} | A or B | 1 | 6.8 | 7 | | 2.3 | 3.7 | 5.1 | 5.5 | | ns | |
| t _{PLZ} | | | 1 | 6.2 | 6.3 | | 2.2 | 3.5 | 5.1 | 5.4 | | | |
| t _{sk(o)} | | | | | | | 0.5 | | | 0.5 | | ns | |

† All typical values are at $V_{CC} = 3.3\text{ V}$, $T_A = 25^\circ\text{C}$.


SN74LVTH16245A-Q1

3.3-V ABT 16-BIT BUS TRANSCEIVER

WITH 3-STATE OUTPUTS


SCAS772C – JUNE 2004 – REVISED JANUARY 2008

PARAMETER MEASUREMENT INFORMATION




LOAD CIRCUIT


| TEST | S1 |
|-------------------|------|
| t_{PLH}/t_{PHL} | Open |
| t_{PLZ}/t_{PZL} | 6 V |
| t_{PHZ}/t_{PZH} | GND |




VOLTAGE WAVEFORMS
PULSE DURATION



VOLTAGE WAVEFORMS
SETUP AND HOLD TIMES



VOLTAGE WAVEFORMS
PROPAGATION DELAY TIMES
INVERTING AND NONINVERTING OUTPUTS



VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES
LOW- AND HIGH-LEVEL ENABLING

- NOTES: A. C_L includes probe and jig capacitance.
- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: $PRR \leq 10 \text{ MHz}$, $Z_O = 50 \Omega$, $t_r \leq 2.5 \text{ ns}$, $t_f \leq 2.5 \text{ ns}$.
- D. The outputs are measured one at a time, with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms

PACKAGING INFORMATION

| Orderable part number | Status (1) | Material type (2) | Package Pins | Package qty Carrier | RoHS (3) | Lead finish/ Ball material (4) | MSL rating/ Peak reflow (5) | Op temp (°C) | Part marking (6) |
|-----------------------|---------------|----------------------|------------------|-----------------------|-------------|--------------------------------------|-----------------------------------|--------------|---------------------|
| CLVTH16245AQDGGGRQ1 | Active | Production | TSSOP (DGG) 48 | 2000 LARGE T&R | Yes | NIPDAU | Level-1-260C-UNLIM | -40 to 125 | LH16245AQ1 |
| CLVTH16245AQDGGGRQ1.B | Active | Production | TSSOP (DGG) 48 | 2000 LARGE T&R | Yes | NIPDAU | Level-1-260C-UNLIM | -40 to 125 | LH16245AQ1 |

⁽¹⁾ **Status:** For more details on status, see our [product life cycle](#).

⁽²⁾ **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ **RoHS values:** Yes, No, RoHS Exempt. See the [TI RoHS Statement](#) for additional information and value definition.

⁽⁴⁾ **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF SN74LVTH16245A-Q1 :

- Catalog : [SN74LVTH16245A](#)

- Enhanced Product : [SN74LVTH16245A-EP](#)

- Military : [SN54LVTH16245A](#)

NOTE: Qualified Version Definitions:

- Catalog - TI's standard catalog product
- Enhanced Product - Supports Defense, Aerospace and Medical Applications
- Military - QML certified for Military and Defense Applications

TAPE AND REEL INFORMATION



*All dimensions are nominal



| Device | Package Type | Package Drawing | Pins | SPQ | Reel Diameter (mm) | Reel Width W1 (mm) | A0 (mm) | B0 (mm) | K0 (mm) | P1 (mm) | W (mm) | Pin1 Quadrant |
|--------------------|--------------|-----------------|------|------|--------------------|--------------------|---------|---------|---------|---------|--------|---------------|
| CLVTH16245AQDGGRQ1 | TSSOP | DGG | 48 | 2000 | 330.0 | 24.4 | 8.6 | 13.0 | 1.8 | 12.0 | 24.0 | Q1 |

TAPE AND REEL BOX DIMENSIONS



*All dimensions are nominal

| Device | Package Type | Package Drawing | Pins | SPQ | Length (mm) | Width (mm) | Height (mm) |
|--------------------|--------------|-----------------|------|------|-------------|------------|-------------|
| CLVTH16245AQDGGRQ1 | TSSOP | DGG | 48 | 2000 | 356.0 | 356.0 | 45.0 |



4214859/B 11/2020

NOTES:


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
4. Reference JEDEC registration MO-153.

EXAMPLE BOARD LAYOUT



DGG0048A

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



LAND PATTERN EXAMPLE
SCALE:6X



SOLDER MASK DETAILS

4214859/B 11/2020

NOTES: (continued)


5. Publication IPC-7351 may have alternate designs.
6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

EXAMPLE STENCIL DESIGN

DGG0048A

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL
SCALE:6X

4214859/B 11/2020


NOTES: (continued)

7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
8. Board assembly site may have different recommendations for stencil design.

DGG (R-PDSO-G**)

PLASTIC SMALL-OUTLINE PACKAGE

48 PINS SHOWN



- NOTES: A. All linear dimensions are in millimeters.
 B. This drawing is subject to change without notice.
 C. Body dimensions do not include mold protrusion not to exceed 0,15.
 D. Falls within JEDEC MO-153

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you fully indemnify TI and its representatives against any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](#), [TI's General Quality Guidelines](#), or other applicable terms available either on [ti.com](https://www.ti.com) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products. Unless TI explicitly designates a product as custom or customer-specified, TI products are standard, catalog, general purpose devices.

TI objects to and rejects any additional or different terms you may propose.

Copyright © 2025, Texas Instruments Incorporated

Last updated 10/2025