

TCA9617B Level-Translating FM+ I²C Bus Repeater

1 Features

- Two-channel bidirectional I²C buffer
- Support for standard mode, fast mode (400kHz), and fast mode+ (1MHz) I²C operation
- Operating supply voltage range of 0.8V to 5.5V on A-side
- Operating supply voltage range of 2.2V to 5.5V on B-side
- Voltage-level translation from 0.8V to 5.5V and 2.2V to 5.5V
- Footprint and function replacement for TCA9517
- Active-high repeater-enable input
- Open-drain I²C I/O
- 5.5V Tolerant I²C and enable input support
- Lockup-free operation
- Powered-off high-impedance I²C bus pins
- Support for clock stretching and multiple controller arbitration across the device
- Latch-up performance exceeds 100mA per JESD 78, class II
- ESD protection exceeds JESD 22
 - 4000V Human-body model
 - 1500V Charged-device model

2 Applications

- [Servers](#)
- [Routers](#) (Telecom Switching Equipment)
- [Industrial Equipment](#)
- Products with many I²C targets and/or long PCB traces

3 Description

The TCA9617B is a BiCMOS dual bidirectional buffer intended for I²C bus and SMBus systems. The device provides bidirectional voltage-level translation (up-translation and down-translation) between low voltages (down to 0.8V) and higher voltages (2.2V to 5.5V) in mixed-mode applications. This device enables I²C and similar bus systems to be extended, without degradation of performance even during level shifting.


The TCA9617B buffers both the serial data (SDA) and the serial clock (SCL) signals on the I²C bus, allowing two buses of 550pF to be connected in an I²C application. This device can also be used to separate two halves of a bus for voltage and capacitance.

Package Information

PART NUMBER	PACKAGE ⁽¹⁾	PACKAGE SIZE ⁽²⁾
TCA9617B	VSSOP (8)	3mm × 3mm

(1) For more information, see [Section 11](#).

(2) The package size (length × width) is a nominal value and includes pins, where applicable.



Simplified Schematic



Table of Contents

1 Features	1	7.3 Feature Description.....	11
2 Applications	1	7.4 Device Functional Modes.....	12
3 Description	1	8 Application and Implementation	13
4 Pin Configuration and Functions	3	8.1 Application Information.....	13
5 Specifications	4	8.2 Typical Application.....	13
5.1 Absolute Maximum Ratings.....	4	8.3 Power Supply Recommendations.....	16
5.2 ESD Ratings.....	4	8.4 Layout.....	17
5.3 Recommended Operating Conditions.....	4	9 Device and Documentation Support	18
5.4 Thermal Information.....	5	9.1 Receiving Notification of Documentation Updates....	18
5.5 Electrical Characteristics.....	5	9.2 Support Resources.....	18
5.6 Timing Requirements.....	7	9.3 Trademarks.....	18
5.7 Typical Characteristics.....	7	9.4 Electrostatic Discharge Caution.....	18
6 Parameter Measurement Information	8	9.5 Glossary.....	18
7 Detailed Description	10	10 Revision History	18
7.1 Overview.....	10	11 Mechanical, Packaging, and Orderable Information	19
7.2 Functional Block Diagram.....	11		

4 Pin Configuration and Functions




Figure 4-1. DGK Package, 8-Pin VSSOP (Top View)

Table 4-1. Pin Functions

PIN		DESCRIPTION
NAME	NO.	
VCCA	1	A-side supply voltage (0.8V to 5.5V)
SCLA	2	I ² C SCL line, A side. Connect to V _C CA through a pull-up resistor.
SDAA	3	I ² C SDA line, A side. Connect to V _C CA through a pull-up resistor.
GND	4	Supply ground
EN	5	Active-high repeater enable input. Internally connected to V _C CB through a weak pull-up resistor.
SDAB	6	I ² C SDA line, B side. Connect to V _C CB through a pull-up resistor.
SCLB	7	I ² C SCL line, B side. Connect to V _C CB through a pull-up resistor.
VCCB	8	B-side and device supply voltage (2.2V to 5.5V)

5 Specifications

5.1 Absolute Maximum Ratings

Over operating free-air temperature range (unless otherwise noted)⁽¹⁾

			MIN	MAX	UNIT
V _{CCB}	Supply voltage range		-0.5	6.5	V
V _{CCA}	Supply voltage range		-0.5	6.5	V
V _I	Enable input voltage range ⁽²⁾		-0.5	6.5	V
V _{IO}	I ² C bus voltage range ⁽²⁾		-0.5	6.5	V
I _{IK}	Input clamp current	V _I < 0		-50	mA
I _{OK}	Output clamp current	V _O < 0		-50	mA
I _O	Continuous output current			±50	mA
	Continuous current through V _{CC} or GND			±100	mA
T _{stg}	Storage temperature		-65	150	°C

- (1) Operation outside the *Absolute Maximum Ratings* may cause permanent device damage. *Absolute Maximum Ratings* do not imply functional operation of the device at these or any other conditions beyond those listed under *Recommended Operating Conditions*. If used outside the *Recommended Operating Conditions* but within the *Absolute Maximum Ratings*, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.
- (2) The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.

5.2 ESD Ratings

			VALUE	UNIT
V _(ESD)	Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/ JEDEC JS-001, all pins ⁽¹⁾	±4000	V
		Charged device model (CDM), per JEDEC specification JESD22-C101, all pins ⁽²⁾	±1500	

- (1) JEDEC document JEP155 states that 500V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250V CDM allows safe manufacturing with a standard ESD control process.

5.3 Recommended Operating Conditions

Over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
V _{CCA}	Supply voltage, A-side bus		0.8	V _{CCB}	V
V _{CCB}	Supply voltage, B-side bus		2.2	5.5	V
I _{OLA}	Low-level output current			30	mA
I _{OLB}	Low-level output current		0.1	30	mA
T _A	Ambient temperature		-40	85	°C

5.4 Thermal Information

THERMAL METRIC ⁽¹⁾		DGK	UNIT
		8 PINS	
R _{θJA}	Junction-to-ambient thermal resistance	171.5	°C/W
R _{θJC(top)}	Junction-to-case (top) thermal resistance	77.5	°C/W
R _{θJB}	Junction-to-board thermal resistance	107.1	°C/W
Ψ _{JT}	Junction-to-top characterization parameter	12.3	°C/W
Ψ _{JB}	Junction-to-board characterization parameter	105.3	°C/W

(1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics](#) application note.

5.5 Electrical Characteristics

V_{CCB} = 2.2V to 5.5V, GND = 0V, T_A = –40°C to 85°C (unless otherwise noted)

PARAMETER			TEST CONDITIONS	V _{CCB}	MIN	TYP ⁽¹⁾	MAX	UNIT	
V _{IK}	Input clamp voltage		I _I = -18mA	2.2V to 5.5V	-1.2		0	V	
V _{OL}	Low-level output voltage	SDAB, SCLB	I _{OL} = 100μA or 30mA, V _{ILA} = 0V	2.2V to 5.5V	0.48	0.53	0.58	V	
		SDAA, SCLA	I _{OL} = 30mA				0.1		0.23
V _{IH}	High-level input voltage	SDAA, SCLA		2.2V to 5.5V	0.7 × V _{CCA}		5.5	V	
		SDAB, SCLB					0.7 × V _{CCA}		5.5
		EN					0.7 × V _{CCB}		5.5
V _{IL}	Low-level input voltage	SDAA, SCLA		2.2V to 5.5V			0.3 × V _{CCA}	V	
		SDAB, SCLB					0.4		
		EN					0.3 × V _{CCB}		
I _{CCA}	Quiescent supply current for V _{CCA}		Both channels low, SDAA = SCLA = GND and I _{OLB} = 100μA, or SDAA = SCLA = open and SDAB = SCLB = GND	2.2V to 5.5V			13	μA	
I _{CCB}	Quiescent supply current		Both Channels high, SDAA = SCLA = V _{CCA} B-side pulled up to V _{CCB} with pull-up resistors	2.2V to 5.5V		4.5	7	mA	
			Both channels low, SDAA = SCLA = GND, I _{OLB} = 100μA	5.5V		5.7	8.1		

5.5 Electrical Characteristics (continued)

$V_{CCB} = 2.2V$ to $5.5V$, $GND = 0V$, $T_A = -40^{\circ}C$ to $85^{\circ}C$ (unless otherwise noted)

PARAMETER			TEST CONDITIONS	V_{CCB}	MIN	TYP ⁽¹⁾	MAX	UNIT
I_I	Input leakage current	SDAB, SCLB	$V_I = V_{CCB}$	2.2V to 5.5V	-1		1	μA
			$V_I = 0.2V, EN = 0$		-10		10	
			$V_I = V_{CCB} - 0.2V$		-1		1	
			$V_I = 5.5V, V_{CCA} = 0V$	0V	-10		10	
		SDAA, SCLA	$V_I = V_{CCA}$	2.2V to 5.5V	-1		1	
			$V_I = 0.2V, EN = 0$		-10		10	
			$V_I = V_{CCA} - 0.2V$		-1		1	
			$V_I = 5.5V, V_{CCA} = 0V$	0V	-10		10	
		EN	$V_I = V_{CCB}$		-1		1	
			$V_I = 0.2V$		-25			
C_I	Input capacitance	EN	$V_I = 3V$ or $0V$	3.3V			7	pF
C_{IO}	Input/output capacitance	SCLA, SDAA	$V_I = 3V$ or $0V$	3.3V			9	pF
			$V_I = 3V$ or $0V$	0V			9	
		SCLB, SDAB	$V_I = 3V$ or $0V$	3.3V			14	
			$V_I = 3V$ or $0V$	0V			14	

(1) All typical values are at $T_A = 25^{\circ}C$.



5.6 Timing Requirements

$V_{CCA} = 0.8V$ to $5.5V$, $V_{CCB} = 2.2V$ to $5.5V$, $GND = 0V$, $T_A = -40^{\circ}C$ to $85^{\circ}C$ (unless otherwise noted)^{(1) (2) (3)}

PARAMETER		FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t_{PLH}	Propagation delay	SDAB, SCLB	SDAA, SCLA		35		90	ns
t_{PLH}	Propagation delay	SDAA, SCLA	SDAB, SCLB	$V_{CCB} \leq 3V$	50		137	ns
t_{PLH}	Propagation delay	SDAA, SCLA	SDAB, SCLB	$V_{CCB} > 3V$	59		250	ns
t_{PHL}	Propagation delay	SDAB, SCLB	SDAA, SCLA		32		144	ns
t_{PHL}	Propagation delay	SDAA, SCLA	SDAB, SCLB		28		140	ns
t_{TLH} ⁽⁴⁾	Transition time	B side	30%	70%	88		ns	
		A side			37			
t_{THL}	Transition time	B side	70%	30%	5.40		ns	
		A side			1.40			
$t_{su,en}$ ⁽⁵⁾	Setup time, EN high before Start condition				100		ns	

- (1) Times are specified with loads of $240\Omega \pm 1\%$ and $400pF \pm 10\%$ on B-side and $240\Omega \pm 1\%$ and $200pF \pm 10\%$ on A-side. Different load resistance and capacitance alter the rise time, thereby changing the propagation delay and transition times.
- (2) Times are specified with A-side signals pulled up to V_{CCA} and B-side signals pulled up to V_{CCB} .
- (3) Typical values are measured with $V_{CCA} = 0.9V$ and $V_{CCB} = 2.5V$ at $T_A = 25^{\circ}C$, unless otherwise noted.
- (4) T_{TLH} is determined by the pull-up resistance and load capacitance
- (5) EN should change state only when the global bus and the repeater port are in an idle state

5.7 Typical Characteristics



6 Parameter Measurement Information





Figure 6-1. Test Circuit for Open-Drain Output from A to B



- A. $V_{CCA} = 0.9V$
- B. $V_{CCB} = 2.5V$
- C. $R_{PUA} = R_{PUB} = 240\Omega$ on the A-side and the B-side
- D. $C_{LA} = 200pF$ on A-side and $C_{LB} = 400pF$ on B-side (includes probe and jig capacitance)
- E. All input pulses are supplied by generators having the following characteristics: $PRR \leq 10MHz$, $Z_O = 50\Omega$, slew rate $\geq 1V/ns$
- F. The outputs are measured one at a time, with one transition per measurement.

Figure 6-2. Test Circuit for Open-Drain Output from B to A




Figure 6-3. Propagation Delay And Transition Times (A to B)




Figure 6-4. Propagation Delay And Transition Times (B to A)

7 Detailed Description

7.1 Overview

The TCA9617B is a BiCMOS dual bidirectional buffer intended for I²C bus and SMBus systems. As with the standard I²C system, pull-up resistors are required to provide the logic high levels on the buffered bus. The TCA9617B has standard open-drain configuration of the I²C bus. The size of these pull-up resistors depends on the system, but each side of the repeater must have a pull-up resistor. The device is designed to work with Standard mode, Fast mode and Fast Mode+ I²C devices. The SCL and SDA lines shall be at high-impedance when either one of the supplies is powered off.

The TCA9617B B-side drivers operate from 2.2V to 5.5V. The output low level for this internal buffer is V_{OLB} , but the input voltage must be below V_{ILB} when the I/O is externally driven low. The higher-voltage output low signal (V_{OLB}) is called a buffered low, or static voltage offset. When the B-side I/O is driven low internally, the output voltage (V_{OLB}) is not recognized as a low by the input (V_{ILB}). This feature prevents a lockup condition from occurring when the input low condition is released. This type of design on the B side prevents TCA9617B from being used in series with another TCA9617B B-side or other buffers that incorporate a static or dynamic offset voltage. This is because these devices do not recognize buffered low signals as a valid low and do not propagate the signal as a buffered low again.


The TCA9617B A-side drivers operate from 0.8V to V_{CCB} and do not have the buffered low feature (or the static offset voltage). This means that a low signal input on the B-side translates to a V_{OLA} on A-side. This accommodates smaller voltage swings of low-voltage logic. The output pull-down on the A-side drives to a V_{OLA} , and the input low level is set to 30% of V_{CCA} to accommodate the need for a lower low level in systems where the low-voltage-side supply is as low as 0.8V.

The A side of two or more TCA9617B can be connected together to allow a star topology, with the A side on the common bus. Also, the A side can be connected directly to any other buffer with static or dynamic offset voltage. Multiple TCA9617B can be connected in series, A side to B side, with no buildup in offset voltage with only time-of-flight delays to consider.

The TCA9617B includes a power-up circuit that keeps the output drivers turned off until V_{CCB} is above 2V and V_{CCA} is above 0.7V. V_{CCA} is only used to provide references for the A-side input comparators and the power-good-detect circuit. The TCA9617B internal circuitry and all I/Os are powered by the V_{CCB} pin.

After power up and with the EN high, the A side falling below 30% of V_{CCA} turns on the corresponding B-side driver (either SDA or SCL) and drives the B-side down momentarily to 0V before settling to approximately V_{OLB} . When the A-side rises above 30% of V_{CCA} , the B-side pull-down driver is turned off and the external pull-up resistor pulls the pin high. If the B side falls first and goes below V_{ILB} , the A-side driver is turned on and drives the A-side to V_{OLA} . When the B-side rises above V_{ILB} , the A-side pull-down driver is turned off and the external pull-up resistor pulls the pin high.

7.2 Functional Block Diagram



Copyright © 2017, Texas Instruments Incorporated

7.3 Feature Description

7.3.1 Bidirectional Level Translation

The TCA9617B can provide bidirectional voltage level translation (up-translation and down-translation) between low voltages (down to 0.8V) and higher voltages (2.2V to 5.5V) in mixed-mode applications.

7.3.2 Low to High Transition Characteristics (B to A)

Figure 7-1 depicts the offset voltage on the B side of the device. As shown in Figure 7-1 the target releases and the B-side rises, and rises to V_{OLB} and stays there until the A-side rises above 30% of V_{CCA} . This effect can cause the low level signal to have a *pedestal*. Once the voltage on the A-side crosses 30% of V_{CCA} , the B-side begins to rise to V_{CCB} .

Due to nature of the B-side pedestal and the static offset voltage, there is a slight overshoot as the B-side rises from being externally driven low to the V_{OLB} offset.

7.3.3 High-to-Low Transition Characteristics (A to B)

When the A side of the bus is driven to 30% of V_{CCA} , the B side driver turns on. This drives the B-side to 0V for a short period (see Figure 7-1), and then the B-side rises to the static offset voltage (V_{OLB} of TCA9617B). This effect, called an inverted pedestal, allows the B-side to drive to logic low much faster than driving to the static offset. Driving to the static offset voltage requires that the fall time be slowed to prevent ringing.




Figure 7-1. Bus A (0.8V to 5.5V Bus) and Bus B (2.2V to 5.5V Bus) Waveforms

7.4 Device Functional Modes

The TCA9617B has an active-high enable (EN) input with an internal pull-up to V_{CCB} , which allows the user to select when the repeater is active. This can be used to separate a misbehaving target on power-up reset. The EN must never change state during an I²C operation. Disabling during a bus operation can hang the bus. Enabling part way through the bus cycles can confuse the I²C parts being enabled. The EN input must change state only when the global bus and repeater port are in the idle state to prevent system failures.

Table 7-1. Function Table

INPUT EN	FUNCTION
L	Outputs disabled
H	SDAA = SDAB SCLA = SCLB

8 Application and Implementation

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

8.1 Application Information

A typical application is shown in [Figure 8-1](#). In this example, the system controller is running on a 0.9V I²C bus, and the target is connected to a 2.5V bus. Both buses are running at 400kHz. Decoupling capacitors are required, but are not shown in [Figure 8-6](#) for simplicity.

The TCA9617B is 5V tolerant so no additional circuits are required to translate between 0.8V to 5.5V bus voltages and 2.7V to 5.5V bus voltages.

When the A side of the TCA9617B is pulled low by a driver on the I²C bus, a comparator detects the falling edge when the signal level goes below 30% of V_{CCA} and cause the internal driver on the B side to turn on. The B-side is first pulled down to 0V, and then settles to V_{OLB} (Inverted Pedestal). When the B side of the TCA9617B is externally driven below V_{ILB} , the TCA9617B detects the falling edge and enables the internal driver on the A side pulling the A-side pin down to V_{OLA} .

On the B-side bus of the TCA9617B, the clock and data lines have a positive offset from ground equal to the V_{OLB} of the TCA9617B. After the eighth clock pulse, the data line is pulled to the V_{OL} of the target device, which is close to ground in this example. At the end of the acknowledge, the voltage level rises only to the low level (V_{OLB}) set by the driver of the TCA9617B for a short delay, while waiting for the A side bus to rise above 30% of V_{CCA} . Once the A-side reaches 30% of V_{CCA} , the B side is released and the pullup resistors on the bus pull the bus high.

Although the TCA9617B has a single application, the device can exist in multiple configurations. [Figure 8-1](#) shows the standard configuration for the TCA9617B. Multiple TCA9617Bs can be connected either in star configuration ([Figure 8-4](#)) or in series configuration ([Figure 8-5](#)). The design requirements, detailed design procedure, and application curves in [Section 8.2.1](#) are valid for all three configurations.

8.2 Typical Application

8.2.1 Standard Application




Figure 8-1. Bidirectional Voltage Level Translator

8.2.1.1 Design Requirements

For the level-translating application, the following must be true:

- $V_{CCA} = 0.8V$ to $5.5V$
- $V_{CCB} = 2.2V$ to $5.5V$
- $V_{CCA} \leq V_{CCB}$
- $I_{OL} > I_O$

8.2.1.2 Detailed Design Procedure

8.2.1.2.1 Pullup Resistor Sizing

For the TCA9617B to function correctly, all devices on the B-side must be able to pull the B-side below V_{ILB} . This means that the V_{OL} of any device on the B-side must not exceed $0.4V$ for proper operation.

The V_{OL} of a device can be adjusted by changing the I_{OL} through the device which is set by the pull-up resistor value. The pull-up resistor on the B-side must be carefully selected to make sure the logic levels are transferred correctly to the A-side. Please see additional information in this application note: [I²C Bus Pull-up Resistor Calculation](#).

Figure 8-2:

- Point 1: The logic low driven by an external target or controller device connected to the B-side.
- Point 2: The pedestal created by an external target or controller device releasing the B-side. The voltage rises to a V_{OLB} and waits until the A-side voltage rises to 30% of V_{CCA} before rising fully to V_{CCB} . The B-side pull-up resistor sizing must also make sure that the rise time is greater than 20ns. Shorter rise times increase the pedestal overshoot shown.

Figure 8-3:

- Point 1: A target or controller device drives low past a V_{ILA} on A-side causing the B-side re-drivers to drive to $0V$.
- Point 2: After the re-drivers reach $0V$, the voltage output on B-side settles at a static voltage offset or buffered offset voltage of V_{OLB} .

The combination of driving to $0V$ and releasing to a static voltage offset (V_{OLB}) creates the inverted pedestal shown at points 1 and 2.

8.2.1.3 Application Curves




Figure 8-2. B to A Drive, B-side Pedestal




Figure 8-3. A to B Drive, B-side Inverted Pedestal

8.2.2 Star Application

Multiple A sides can be connected in a star configuration, allowing all nodes to communicate with each other.




Figure 8-4. Typical Star Application

8.2.2.1 Design Requirements

Refer to [Section 8.2.1.1](#).

8.2.2.2 Detailed Design Procedure

Refer to [Section 8.2.1.2](#).

8.2.2.3 Application Curves

Refer to [Section 8.2.1.3](#).

8.2.3 Series Application

Multiple TCA9617Bs can be connected in series as long as the A side is connected to the B side. I²C bus target devices can be connected to any of the bus segments. The number of devices that can be connected in series is limited by repeater delay/time-of-flight considerations on the maximum bus speed requirements.




Figure 8-5. Typical Series Application

8.2.3.1 Design Requirements

Refer to [Section 8.2.1.1](#).

8.2.3.2 Detailed Design Procedure

Refer to [Section 8.2.1.2](#).

8.2.3.3 Application Curves

Refer to [Section 8.2.1.3](#).

8.3 Power Supply Recommendations

For VCCA, an 0.8V to 5.5V power supply is required. For VCCB, a 2.2V to 5.5V power supply is required.

Standard decoupling capacitors are recommended. These capacitors typically range from 0.1µF to 1µF, but the value of the capacitance depends on the frequencies of noise from the power supply.

8.4 Layout

8.4.1 Layout Guidelines

The recommended decoupling capacitors must be placed as close to the VCCA and VCCB pins of the TCA9617B as possible.

8.4.2 Layout Example




Figure 8-6. Layout Schematic

9 Device and Documentation Support

9.1 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Notifications* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

9.2 Support Resources

[TI E2E™ support forums](#) are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use](#).

9.3 Trademarks

TI E2E™ is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

9.4 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

9.5 Glossary

[TI Glossary](#)

This glossary lists and explains terms, acronyms, and definitions.

10 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision E (October 2024) to Revision F (March 2026)	Page
• Updated Figure 6-3 and Figure 6-4.....	8
• Changed specific voltage values to parameter names (e.g. "approximately 0.5V" to V_{OLB} , "approximately 0V" to " V_{OLA} ")......	10
• Changed "input voltage must be below V_{IL} " to below " V_{ILB} ".....	10
• Updated the operating limit from 5.5V to V_{CCB}	10
• Updated estimated voltages to electrical characteristic specifications for V_{OLA}	10
• Changed "drives a hard low" to V_{OLA}	10
• Updated numbered values for output voltage to align with datasheet electrical characteristics including V_{OLB} and V_{ILB}	10
• Updated 0.5V to V_{OLA}	10
• Changed 0.5V to V_{OLB}	11
• Updated Figure 6-1 and Figure 6-2 to combine into Figure 7-1.....	11
• Changed specific values to electrical characteristic parameters such as V_{OLA} , V_{OLB} , V_{ILB}	13
• Added description to inverted pedestal.....	13
• Removed approximations and replaced with electrical characteristics parameters.....	13
• Updated target device requirements.....	14
• Added description for each point in Figure 8-2 and Figure 8-3, defined the nature of the static offset voltage, inverted pedestal, and pedestal.....	14
• Updated Figure 8-2 and Figure 8-3	14

11 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

PACKAGING INFORMATION

Orderable part number	Status (1)	Material type (2)	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
TCA9617BDGKR	Active	Production	VSSOP (DGK) 8	2500 LARGE T&R	Yes	NIPDAU SN NIPDAUAG	Level-1-260C-UNLIM	-40 to 85	ZBOK
TCA9617BDGKR.A	Active	Production	VSSOP (DGK) 8	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	ZBOK
TCA9617BDGKR.B	Active	Production	VSSOP (DGK) 8	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	ZBOK

(1) **Status:** For more details on status, see our [product life cycle](#).

(2) **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

(3) **RoHS values:** Yes, No, RoHS Exempt. See the [TI RoHS Statement](#) for additional information and value definition.

(4) **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

(5) **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

(6) **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "-" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

TAPE AND REEL INFORMATION

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE


*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TCA9617BDGKR	VSSOP	DGK	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1

TAPE AND REEL BOX DIMENSIONS


*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TCA9617BDGKR	VSSOP	DGK	8	2500	353.0	353.0	32.0


DGK0008A



PACKAGE OUTLINE

VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



4214862/A 04/2023

NOTES:

PowerPAD is a trademark of Texas Instruments.


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
5. Reference JEDEC registration MO-187.

EXAMPLE BOARD LAYOUT


DGK0008A

™ VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE: 15X



SOLDER MASK DETAILS

4214862/A 04/2023

NOTES: (continued)


6. Publication IPC-7351 may have alternate designs.
7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
8. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.
9. Size of metal pad may vary due to creepage requirement.

EXAMPLE STENCIL DESIGN

DGK0008A

™ VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



SOLDER PASTE EXAMPLE
SCALE: 15X

4214862/A 04/2023

NOTES: (continued)

11. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
12. Board assembly site may have different recommendations for stencil design.

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you fully indemnify TI and its representatives against any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](#), [TI's General Quality Guidelines](#), or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products. Unless TI explicitly designates a product as custom or customer-specified, TI products are standard, catalog, general purpose devices.

TI objects to and rejects any additional or different terms you may propose.

Copyright © 2026, Texas Instruments Incorporated

Last updated 10/2025