

TCAN1462-Q1 Automotive Fault-Protected CAN FD Transceiver with Signal Improvement Capability (SIC) and Standby Mode

1 Features

- AEC Q100 (Grade 1): Qualified for automotive applications
- **Functional Safety-Capable**
 - Documentation available to aid functional safety system design
- Meets the requirements of ISO 11898-2:2016 and CiA 601-4 standards
- Classical CAN and CAN FD up to 8Mbps
 - Actively improves the bus signal by reducing ringing effects in complex topologies
 - Backward compatible for use in classic CAN networks
- V_{IO} level shifting supports: 1.7V to 5.5V
- **Operating Modes**
- Normal mode
- Low-power standby mode supporting remote wake-up request
- Passive behavior when unpowered
 - Bus and logic terminals are high impedance (no load to operating bus or application)
 - Hot plug capable: power up or down glitch free operation on bus and RXD output
 - Defined device behavior with floating logic pins and in undervoltage supply conditions
- Protection features
 - IEC ESD protection on bus pins
 - ±58 V CAN bus fault tolerant
 - Undervoltage protection on V_{CC} and V_{IO} (V variants only) supply terminals
 - TXD dominant state timeout (TXD DTO)
 - Thermal shutdown protection (TSD)
- Available in SOIC (8), small footprint SOT-23 (8) and leadless 3mm x 3mm VSON (8) package with wettable flanks for improved automated optical inspection (AOI) capability

2 Applications

- Automotive gateway
- Advanced driver assistance system (ADAS)
- Body electronics and lighting
- Hybrid, electric & powertrain systems ٠
- Automotive infotainment & cluster

3 Description

The TCAN1462-Q1 is a high speed Controller Area Network (CAN) transceiver that meet the physical layer requirements of the ISO 11898-2:2016 high speed CAN specification and the CiA 601-4 Signal Improvement Capability (SIC) specification. The devices reduce signal ringing at dominant-torecessive edge and enable higher throughput in complex network topologies. Signal improvement capability allows the applications to extract real benefit of CAN FD (flexible data rate) by operating at 2Mbps, or operating at 5Mbps or higher in large networks with multiple unterminated stubs.

The device meets the timing specifications mandated by CiA 601-4; thus, have much tighter bit timing symmetry compared to a regular CAN FD transceivers. This provides larger timing window to sample the correct bit and enables error-free communication in large complex star networks where ringing and bit distortion are inherent.

These devices are pin-compatible to 8-pin CAN FD transceivers, such as TCAN1044A-Q1 or TCAN1042-Q1.

The TCAN1462-Q1 with suffix 'V' includes internal logic level translation via the V_{IO} logic supply terminal to allow for interfacing directly to 1.8V, 2.5V, or 3.3V controllers. The transceivers support low power standby mode which allows remote wake-up via CAN bus compliant with ISO 11898-2:2016 defined wakeup pattern (WUP). The device family also includes many protection features such as undervoltage detection, thermal shutdown (TSD), driver dominant timeout (TXD DTO), and ±58V bus fault protection.

Package Information					
PART NUMBER PACKAGE ⁽¹⁾ PACKAGE SIZE ⁽²⁾					
	SOT-23 (DDF)	2.9mm x 2.8mm			
TCAN1462-Q1	VSON (DRB)	3mm x 3 mm			
	SOIC (D)	4.9mm x 6mm			


For all available packages, see Section 12. (1)

(2) The package size (length × width) is a nominal value and includes pins, where applicable.





TCAN1462-Q1 SLLSFF2B – FEBRUARY 2022 – REVISED OCTOBER 2024



Simplified Block Diagram



Table of Contents

1 Features	1
2 Applications	
3 Description	
4 Device Comparison Table	
5 Pin Configurations and Functions	4
6 Specifications	5
6.1 Absolute Maximum Ratings	5
6.2 ESD Ratings	
6.3 ESD Ratings, IEC Transients	
6.4 Recommended Operating Conditions	
6.5 Thermal Characteristics	6
6.6 Supply Characteristics	6
6.7 Dissipation Ratings	7
6.8 Electrical Characteristics	
6.9 Switching Characteristics	9
6.10 Typical Characteristics	
7 Parameter Measurement Information	
8 Detailed Description	16
8.1 Overview	


8.2 Functional Block Diagram	18
8.3 Feature Description.	
8.4 Device Functional Modes	23
9 Application and Implementation	
9.1 Application Information	25
9.2 Typical Application	
9.3 System Examples	28
9.4 Power Supply Recommendations	28
9.5 Layout	
10 Device and Documentation Support	30
10.1 Receiving Notification of Documentation Update	es <mark>30</mark>
10.2 Support Resources	30
10.3 Trademarks	30
10.4 Electrostatic Discharge Caution	30
10.5 Glossary	30
11 Revision History	30
12 Mechanical, Packaging, and Orderable	
Information	30

4 Device Comparison Table

Device Number		Low voltage I/O Logic Support on Pin 5	Pin 8 Mode Selection
TCAN1462-Q1	± 58 V	No	Low Power Standby Mode with
TCAN1462V-Q1	± 58 V	Yes	Remote Wake



5 Pin Configurations and Functions






Figure 5-2. VSON (DRB) Package, 8 Pin (Top View)

Table 5-1. Pin Functions

PINS		ТҮРЕ	DESCRIPTION
NAME	NO.	ITFE	DESCRIPTION
TXD	1	Digital Input	CAN transmit data input, integrated pull-up
GND	2	GND	Ground connection
V _{CC}	3 Supply 5 V supply voltage		5 V supply voltage
RXD	4 Digital Output		CAN receive data output, tristate when powered off
V _{IO}	5	Supply	Logic supply voltage
NC			No Connect (not internally connected); Devices without V _{IO}
CANL	6	Bus IO	Low-level CAN bus input/output line
CANH	7	Bus IO	High-level CAN bus input/output line
STB	8	Digital Input	Standby mode control input, integrated pull-up
Thermal Pad (VSON only)		_	Electrically connected to GND, connect the thermal pad to the printed circuit board (PCB) ground plane for thermal relief



6 Specifications

6.1 Absolute Maximum Ratings

(1) (2)

		MIN	MAX	UNIT
V _{CC}	Supply voltage	-0.3	6	V
V _{IO}	Supply voltage IO level shifter (Devices with the "V" suffix)	-0.3	6	V
V _{BUS}	CAN bus IO voltage range on CANH and CANL	-58	58	V
V _{DIFF}	Max differential voltage between CANH and CANL V_{DIFF} = (CANH - CANL)	-45	45	V
V _{Logic_Input}	Logic pin input voltage (TXD, STB)	-0.3	6	V
V _{RXD}	Logic output voltage range (RXD)	-0.3	6	V
I _{O(RXD)}	RXD output current	-8	8	mA
TJ	Junction temperature	-40	165	°C
T _{STG}	Storage temperature	-65	165	°C

(1) Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute Maximum Ratings do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If used outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.

(2) All voltage values, except differential I/O bus voltages, are with respect to ground terminal.

6.2 ESD Ratings

				VALUE	UNIT
V _{ESD}	Electrostatic discharge		HBM classification level 3A for all pins	±4000	v
		Human-body model (HBM), per AEC Q100-002 ⁽¹⁾	HBM classification level 3B for global pins CANH and CANL with respect to GND	±10000	V
		harged-device model (CDM), per AEC Q100-011 DM classification level C5 for all pins		±750	V

(1) AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

6.3 ESD Ratings, IEC Transients

				VALUE	UNIT
	V _{ESD} System level electrostatic discharge	SAE J2962-2 per ISO 10605 Powered contact discharge		±8000	V
V _{ESD}			SAE J2962-2 per ISO 10605 Powered air discharge	±15000	V
		CAN bus terminals (CANH, CANL) to GND	IEC 62228-3 per ISO 10605	±8000	V
			Pulse 1	-100	V
	ISO 7637-2 Transient immunity ⁽¹⁾		Pulse 2a	75	V
V _{Tran}			Pulse 3a	-150	V
- ITall			Pulse 3b	100	V
	Direct capacitor coupling, SAE J2962-2 per ISO 7637-3 ⁽²⁾		DCC slow transient pulse	±30	V

Tested according to IEC 62228-3:2019 CAN Transceivers, Section 6.3; standard pulses parameters defined in ISO 7637-2 (2011)
 Tested according to SAE J2962-2

6.4 Recommended Operating Conditions

		MIN	NOM	MAX	UNIT
V _{CC}	Supply voltage	4.5	5	5.5	V
V _{IO}	Supply voltage for IO level shifter (Devices with V_{IO})	1.7		5.5	V
I _{OH(RXD)}	RXD terminal high-level output current	-1.5			mA
I _{OL(RXD)}	RXD terminal low-level output current			1.5	mA
Tj	Junction temperature	-40		150	°C

6.5 Thermal Characteristics

			UNIT		
		D (SOIC)	DDF (SOT)	DRB (VSON)	UNIT
R _{OJA}	Junction-to-ambient thermal resistance	120	115.3	52.8	°C/W
R _{OJC(top)}	Junction-to-case (top) thermal resistance	57.8	56.2	58.9	°C/W
R _{OJB}	Junction-to-board thermal resistance	64.2	38	25.2	°C/W
Ψ_{JT}	Junction-to-top characterization parameter	13.1	1.8	1.8	°C/W
Ψ_{JB}	Junction-to-board characterization parameter	63.3	37.7	25.2	°C/W
R _{OJC(bot)}	Junction-to-case (bottom) thermal resistance	-	-	9.3	°C/W

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

6.6 Supply Characteristics

parameters valid over recommended operating conditions with -40°C $\leq T_J \leq 150$ °C (Typical values are at V_{CC} = 5 V, V_{IO} = 3.3 V (for devices with V_{IO}), Device ambient maintained at 27°C) unless otherwise noted

	PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
		Dominant	$\label{eq:transform} \begin{array}{l} TXD = 0 \ V, \ STB = 0 \ V \\ R_L = 60 \ \Omega, \ C_L = \text{open} \\ See \ Figure \ 7-1 \end{array}$		45	70	mA
	Supply current normal	Dominant	$\label{eq:transform} \begin{array}{l} TXD = 0 \ V, \ STB = 0 \ V \\ R_{L} = 50 \ \Omega, \ C_{L} = open \\ See \ Figure \ 7-1 \end{array}$		49	80	mA
	mode	Recessive	$TXD = V_{IO}, STB = 0 V$ R _L = 50 Ω, C _L = open See Figure 7-1		4.5	8	mA
		Dominant with bus fault	TXD = 0 V, STB = 0 V CANH = CANL = ±25 V R _L = open, C _L = open See Figure 7-1			130	mA
I _{CC}			TXD = STB = V_{IO} , R_L = 50 Ω , C_L = open, Tj <= 85 °C, See Figure 7-1			0.6	
	Supply current standby mapping $V_{\rm IO}$)	ode (devices with	$\label{eq:transformation} \begin{split} \text{TXD} &= \text{STB} = \text{V}_{\text{IO}} \text{ , } \text{R}_{\text{L}} = 50 \ \Omega \text{, } \text{C}_{\text{L}} = \text{open}, \\ \text{Tj} <= 125 \ ^{\circ}\text{C} \text{, } \text{See Figure 7-1} \end{split}$		0.2	2	μA
			$\label{eq:transformation} \begin{split} \text{TXD} &= \text{STB} = \text{V}_{\text{IO}} \text{ , } \text{R}_{\text{L}} = 50 \ \Omega \text{, } \text{C}_{\text{L}} = \text{open}, \\ \text{Tj} <= 150 \ ^{\circ}\text{C} \text{, } \text{See Figure 7-1} \end{split}$			5	
			TXD = STB = V_{CC} , R_L = 50 Ω , C_L = open, Tj <= 85 °C, See Figure 7-1			14	
	Supply current standby m $V_{\rm IO}$)	ode (devices without	$\label{eq:transformation} \begin{array}{l} TXD=STB=V_{CC} \text{ , } R_{L}=50 \ \Omega, \ C_{L}=open, \\ Tj<=125 \ ^\circC, \ See \ Figure \ 7-1 \end{array}$			16	μA
			TXD = STB = V_{CC} , R_L = 50 Ω , C_L = open, Tj <= 150 °C, See Figure 7-1			21	μΑ



6.6 Supply Characteristics (continued)

parameters valid over recommended operating conditions with -40°C $\leq T_J \leq$ 150°C (Typical values are at V_{CC} = 5 V, V_{IO} = 3.3 V (for devices with V_{IO}), Device ambient maintained at 27°C) unless otherwise noted

	PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
	IO supply current normal	Dominant	TXD = 0 V, STB = 0 V $R_L = 60 \Omega$, $C_L = open$ RXD floating		125	300	μA
	mode	Recessive	$\begin{split} \text{TXD} &= \text{V}_{\text{IO}}, \text{STB} = 0 \text{V} \\ \text{R}_{\text{L}} &= 60 \Omega, \text{C}_{\text{L}} = \text{open} \\ \text{RXD floating} \end{split}$		25	48	μA
I _{IO} Devices with V _{IO}	IO supply current standby mode		$ \begin{array}{l} \text{TXD} = \text{V}_{\text{IO}}, \text{STB} = \text{V}_{\text{IO}} \\ \text{R}_{\text{L}} = 60 \; \Omega, \; \text{C}_{\text{L}} = \text{open} \\ \text{RXD floating}, \; \text{Tj} <= 85 \; ^{\circ}\text{C} \\ \end{array} $			13.5	
			$ \begin{array}{l} \text{TXD} = \text{V}_{\text{IO}}, \text{STB} = \text{V}_{\text{IO}} \\ \text{R}_{\text{L}} = 60 \; \Omega, \; \text{C}_{\text{L}} = \text{open} \\ \text{RXD floating}, \; \text{Tj} <= 125 \; ^{\circ}\text{C} \\ \end{array} $		8.5	15	μΑ
			$\begin{array}{l} \text{TXD} = \text{V}_{\text{IO}}, \text{STB} = \text{V}_{\text{IO}} \\ \text{R}_{\text{L}} = 60 \Omega, \text{C}_{\text{L}} = \text{open} \\ \text{RXD floating, Tj} <= 150 ^{\circ}\text{C} \end{array}$			16	
UV _{CC(R)}	Undervoltage detection V _{CC}	rising	Ramp up		4.2	4.4	V
UV _{CC(F)}	Undervoltage detection on V _{CC} falling		Ramp down	3.5	4		V
UV _{IO(R)}	Undervoltage detection V_{IO} with V_{IO})	rising (Devices	Ramp up		1.6	1.65	V
UV _{IO(F)}	Undervoltage detection on with V_{IO})	V _{IO} falling (Devices	Ramp down	1.4	1.5		V

6.7 Dissipation Ratings

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
PD	Average power dissipation	V_{CC} = 5 V, V_{IO} = 3.3 V, T_{J} = 27°C, R_{L} = 60Ω, C_{L_RXD} = 15 pF TXD input = 250 kHz 50% duty cycle square wave	60			mW
		V_{CC} = 5.5 V, V_{IO} = 5.5 V, T_J = 150°C, R_L = 50Ω, C_{L_RXD} = 15 pF TXD input = 2.5 MHz 50% duty cycle square wave		120		mW
T _{TSD}	T _{TSD} Thermal shutdown temperature T _{TSD_HYS} Thermal shutdown hysteresis			192		°C
T _{TSD_HYS}				10		U

6.8 Electrical Characteristics

parameters valid over recommended operating conditions with -40°C $\leq T_J \leq 150$ °C (Typical values are at V_{CC} = 5 V, V_{IO} = 3.3 V, Device ambient maintained at 27°C) unless otherwise noted

	PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT			
Driver Electrical Characteristics										
	Dominant output voltage	CANH	TXD = 0 V, STB = 0 V	2.75		4.5	V			
V _{O(DOM)}	normal mode	CANL	50 Ω ≤ R _L ≤ 65 Ω, C _L = open, See Figure 7-2 and Figure 8-5	0.5		2.25	V			
V _{O(REC)}	Recessive output voltage normal mode	CANH and CANL	$\label{eq:transform} \begin{array}{l} TXD = V_{IO}, STB = 0 \; V \\ R_{L} = open \; (no \; load), C_{L} = open, \\ See \; Figure \; 7-2 \; and \; Figure \; 8-5 \end{array}$	2	0.5 V _{CC}	3	v			
V _{SYM}	Driver symmetry (V _{O(CANH)} + V _{O(CANL)})/V _{CC}		$\label{eq:transform} \begin{array}{l} TXD = 250 \; kHz, \; 1 \; MHz, \; 2.5 \; MHz, \; STB = 0 \\ V \\ R_{L} = 60, \; C_{SPLIT} = 4.7 \; nF, \; C_{L} = open, \\ See \; Figure \; 7-2 \; and \; Figure \; 9-2 \end{array}$	0.9		1.1	V/V			
V _{SYM_DC}	DC output symmetry (V _{CC} - V _{O(CANH)} - V _{O(CANL)})		$\begin{split} & \text{STB = 0 V} \\ & \text{R}_{\text{L}} = 60 \ \Omega, \ \text{C}_{\text{L}} = \text{open}, \\ & \text{See Figure 7-2 and Figure 8-5} \end{split}$	-400		400	mV			
R _{ID(DOM)}	Differential input resistance	in dominant phase	TXD= 0 V, STB = 0 V, See Figure 8-2		40		Ω			

6.8 Electrical Characteristics (continued)

parameters valid over recommended operating conditions with -40°C $\leq T_J \leq 150$ °C (Typical values are at V_{CC} = 5 V, V_{IO} = 3.3 V, Device ambient maintained at 27°C) unless otherwise noted

	PARAMETER		TEST CONDITIONS	MIN	TYP N	IAX	UNIT
R _{ID(ACTIVE_RE} C)	Differential input resistance i drive phase	n active recessive	Duration from TXD low-to-high edge to elapse of active recessive drive period $(t_{SIC_{TX_base}})$, See Figure 8-2		100		Ω
			$\label{eq:transform} \begin{array}{l} TXD = 0 \ V, \ STB = 0 \ V \\ 50 \ \Omega \leq R_L \leq 65 \ \Omega, \ C_L = open, \\ See \ Figure \ 7-2 \ and \ Figure \ 8-5 \end{array}$	1.5		3	v
V _{OD(DOM)}	Differential output voltage normal mode Dominant	$\label{eq:transformation} \begin{array}{l} TXD = 0 \ V, \ STB = 0 \ V \\ 45 \ \Omega \leq R_L \leq 70 \ \Omega, \ C_L = open, \\ See \ Figure \ 7-2 \ and \ Figure \ 8-5 \end{array}$	1.4		3.3	v	
			$\label{eq:rescaled} \begin{array}{l} TXD=0 \; V, \; STB=0 \; V \\ R_L=2240 \; \Omega, \; C_L=open, \\ See \; Figure \; 7-2 \; and \; Figure \; 8-5 \end{array}$	1.5		5	v
Differential output voltage	CANH - CANL	$\label{eq:rescaled} \begin{array}{l} TXD = V_{IO}, STB = 0 \; V \\ R_{L} = 60 \; \Omega, \; C_{L} = open, \\ See \ Figure \ 7-2 \; and \ Figure \ 8-5 \end{array}$	-120		12	mV	
V _{OD(REC)}	Recessive	O/WIT- O/WE	$\label{eq:rescaled} \begin{array}{l} TXD = V_{IO}, STB = 0 \; V \\ R_{L} = open, C_{L} = open, \\ See \ Figure \ 7-2 \; and \ Figure \ 8-5 \end{array}$	-50		50	mV
		CANH	TXD = STB = VIO	-0.1		0.1	V
Valara	Bus output voltage standby mode	CANL	R_L = open , C_L = open,	-0.1		0.1	V
		CANH - CANL	See Figure 7-2 and Figure 8-5	-0.2		0.2	V
	Short-circuit bus output curre	ent, TXD is	$\label{eq:V_CANH} \begin{array}{l} \text{V}_{(CANH)} = \text{-}15 \text{ V to 40 V, CANL = open,} \\ \text{TXD = 0 V or V}_{\text{IO}} \text{ or 250 kHz, 2.5 MHz} \\ \text{square wave,} \\ \text{See Figure 7-7 and Figure 8-5} \end{array}$	-115		115	mA
I _{OS}	dominant or recessive or toggling, normal mode		$\label{eq:V_CAN_L} \begin{array}{l} V_{(\text{CAN}_L)} = -15 \; V \; \text{to} \; 40 \; V, \; CANH = open, \\ TXD = 0 \; V \; \text{or} \; V_{IO} \; or \; 250 \; kHz, \; 2.5 \; MHz \\ square \; wave, \\ See \; Figure \; 7-7 \; and \; Figure \; 8-5 \end{array}$	-115		115	mA
Receiver Elec	ctrical Characteristics						
V _{IT}	Input threshold voltage norm	al mode	$\label{eq:cm} \begin{array}{l} -12 \ V \leq V_{CM} \leq 12 \ V, \ STB=0 \ V, \\ See \ Figure \ 7-3 \ and \ Table \ 8-6 \end{array}$	500		900	mV
V _{IT(STB)}	Input threshold standby mod	e	-12 V \leq V_{CM} \leq 12 V, STB= V_{IO} , See Figure 7-3 and Table 8-6	400	1	150	mV
V _{DOM}	Normal mode dominant state voltage range	e differential input	-12 V \leq V _{CM} \leq 12 V, STB= 0 V, See Figure 7-3 and Table 8-6	0.9		9	V
V _{REC}	Normal mode recessive state voltage range	e differential input	-12 V \leq V _{CM} \leq 12 V , STB= 0 V, See Figure 7-3 and Table 8-6	-4		0.5	V
V _{DOM(STB)}	Standby mode dominant stat voltage range	e differential input	STB = V_{IO} , -12 V $\leq V_{CM} \leq$ 12 V, See Figure 7-3 and Table 8-6	1.15		9	V
V _{REC(STB)}	Standby mode recessive sta voltage range	te differential input	STB = V_{IO} , -12 V $\leq V_{CM} \leq$ 12 V, See Figure 7-3 and Table 8-6	-4		0.4	V
V _{HYS}	Hysteresis voltage for input t mode	hreshold normal	-12 V \leq V _{CM} \leq 12 V, STB= 0 V, See Figure 7-3 and Table 8-6		100		mV
V _{CM}	Common mode range norma modes	l and standby	See Figure 7-3 and Table 8-6	-12		12	V
I _{LKG(IOFF)}	Unpowered bus input leakag	e current	$CANH = CANL = 5 V, V_{CC} = V_{IO} = GND$			5	μA
CI	Input capacitance to ground	(CANH or CANL)	TXD = V _{IO}			40	pF
C _{ID}	Differential input capacitance	•				20	pF
R _{ID}	Differential input resistance		- TXD = V _{IO.} STB = 0 V -12 V ≤ V _{CM} ≤ 12 V,	40		90	kΩ
R _{IN}	Single ended input resistanc (CANH or CANL)	e	Delta V/Delta I	20		45	kΩ
R _{IN(M)}	Input resistance matching $[1 - (R_{IN(CANH)} / R_{IN(CANL)})] \times$	100 %	$V_{(CAN_H)} = V_{(CAN_L)} = 5 V$	-1		1	%
TXD Termina	I (CAN Transmit Data Input)						
V _{IH}	High-level input voltage		Devices without V _{IO}	0.7 V _{CC}			V
VIH	High-level input voltage		Devices with VIQ	0.7 V _{IO}			V



6.8 Electrical Characteristics (continued)

parameters valid over recommended operating conditions with -40°C $\leq T_J \leq 150$ °C (Typical values are at V_{CC} = 5 V, V_{IO} = 3.3 V, Device ambient maintained at 27°C) unless otherwise noted

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
VIL	Low-level input voltage	Devices without V _{IO}			0.3 V _{CC}	V
VIL	Low-level input voltage	Devices with V _{IO}			0.3 V _{IO}	V
I _{IH}	High-level input leakage current	TXD = V _{CC} = V _{IO} = 5.5 V	-2.5	0	1	μA
I _{IL}	Low-level input leakage current	TXD = 0 V, V _{CC} = V _{IO} = 5.5 V	-200	-100	-20	μA
I _{LKG(OFF)}	Unpowered leakage current	TXD = 5.5 V, V _{CC} = V _{IO} = 0 V	-1	0	1	μA
CI	Input capacitance	$V_{IN} = 0.4 \times \sin(2 \times \pi \times 2 \times 10^6 \times t) + 2.5 V$		5		pF
RXD Termi	nal (CAN Receive Data Output)	1				
V _{OH}	High-level output voltage	Devices without V_{IO} $I_O = -1.5$ mA, See Figure 7-3	0.8 V _{CC}			v
V _{OH}	High-level output voltage	I_{O} = -1.5 mA, Devices with V _{IO} See Figure 7-3	0.8 V _{IO}			v
V _{OL}	Low-level output voltage	Devices without V _{IO} I _O = 1.5 mA, See Figure 7-3			0.2 V _{CC}	v
V _{OL}	Low-level output voltage	Devices with V_{IO} I_O = 1.5 mA, Devices with V_{IO} See Figure 7-3			0.2 V _{IO}	v
I _{LKG(OFF)}	Unpowered leakage current	RXD = 5.5 V, $V_{CC} = V_{IO} = 0 V$	-1	0	1	μA
STB Term	inal (Standby Mode Input)		•			
V _{IH}	High-level input voltage	Devices without V _{IO}	0.7 V _{CC}			V
V _{IH}	High-level input voltage	Devices with V _{IO}	0.7 V _{IO}			V
V _{IL}	Low-level input voltage	Devices without V _{IO}			0.3 V _{CC}	V
V _{IL}	Low-level input voltage	Devices with V _{IO}			0.3 V _{IO}	V
I _{IH}	High-level input leakage current	V _{CC} = V _{IO} = STB = 5.5 V	-2		2	μA
IIL	Low-level input leakage current	V _{CC} = V _{IO} = 5.5 V, STB = 0 V	-20		-2	μA
I _{LKG(OFF)}	Unpowered leakage current	STB = 5.5V, V _{CC} = V _{IO} = 0 V	-1	0	1	μA

6.9 Switching Characteristics

parameters valid over recommended operating conditions with -40°C \leq T_J \leq 150°C (Typical values are at V_{CC} = 5 V, V_{IO} = 3.3 V, Device ambient maintained at 27°C) unless otherwise noted

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Device Switching	Characteristics					
		$\begin{array}{l} \mbox{See Figure 7-4} \ , \mbox{normal mode}, \ V_{IO} = 4.5 \\ \mbox{V to 5.5 V}, \ R_L = 60 \ \Omega, \ C_L = 100 \ pF, \\ \ C_{L(RXD)} = 15 \ pF \end{array}$		95	145	ns
	Total loop delay, driver input (TXD) to receiver output (RXD), recessive to dominant	See Figure 7-4 , normal mode, V_{IO} = 3 V to 3.6 V, R_L = 60 $\Omega,~C_L$ = 100 pF, $C_{L(RXD)}$ = 15 pF		100	155	ns
^t PROP(LOOP1)		$ \begin{array}{l} \mbox{See Figure 7-4} \ , \ normal \ mode, \ V_{IO} = \\ \ 2.25 \ V \ to \ 2.75 \ V, \ R_L = 60 \ \Omega, \ C_L = 100 \\ \ pF, \ C_{L(RXD)} = 15 \ pF \end{array} $		105	170	ns
		See Figure 7-4 , normal mode, V_{IO} = 1.71 V to 1.89 V, R_L = 60 Ω , C_L = 100 pF, $C_{L(RXD)}$ = 15 pF		120	190	ns

6.9 Switching Characteristics (continued)

parameters valid over recommended operating conditions with -40°C $\leq T_J \leq 150$ °C (Typical values are at V_{CC} = 5 V, V_{IO} = 3.3 V, Device ambient maintained at 27°C) unless otherwise noted

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
		See Figure 7-4 , normal mode, V_{IO} = 4.5 V to 5.5 V, R_L = 60 $\Omega,~C_L$ = 100 pF, $C_{L(RXD)}$ = 15 pF		110	150	ns
t	Total loop delay, driver input (TXD) to receiver	See Figure 7-4 , normal mode, V_{IO} = 3 V to 3.6 V, RL = 60 $\Omega,~C_L$ = 100 pF, $C_{L(RXD)}$ = 15 pF		115	160	ns
^t PROP(LOOP2)	output (RXD), dominant to recessive	See Figure 7-4 , normal mode, V_{IO} = 2.25 V to 2.75 V, R_L = 60 $\Omega,~C_L$ = 100 pF, $C_{L(RXD)}$ = 15 pF		120	175	ns
		See Figure 7-4 , normal mode, V_{IO} = 1.71 V to 1.89 V, R_L = 60 $\Omega,~C_L$ = 100 pF, $C_{L(RXD)}$ = 15 pF		135	190	ns
t _{MODE}	Mode change time, from normal to standby or from standby to normal	See Figure 7-5			30	μs
t _{WK_FILTER}	Filter time for a valid wake-up pattern	See Figure 8-7	0.5		1.8	μs
t _{WK_TIMEOUT}	Bus wake-up timeout value	See Figure 8-7	0.8		6	ms
Tstartup	Time duration after V_{CC} or $V_{\rm IO}$ hass cleared rising undervoltage threshold, and device can resume normal operation				1.5	ms
T _{filter(STB)}	Filter on STB pin to filter out any glitches		0.5	1	2	μs
Driver Switching	Characteristics					
		$ \begin{array}{l} \mbox{See Figure 7-2} \ , \ STB = 0 \ V, \ R_L = 60 \ \Omega, \\ C_L = 100 \ pF, \ V_{IO} = 4.5 \ V \ to \ 5.5 \ V \\ \end{array} $		50	70	ns
•	Propagation delay time, low-to-high TXD edge to driver recessive (dominant to recessive)	See Figure 7-2 STB = 0 V, R_L = 60 Ω , C_L = 100 pF, V_{IO} = 3 V to 3.6 V		50	70	ns
tprop(TxD-busrec)		See Figure 7-2 STB = 0 V, R_L = 60 Ω , C_L = 100 pF, V_{IO} = 2.25 V to 2.75 V		55	75	ns
		See Figure 7-2 STB = 0 V, R_L = 60 Ω , C_L = 100 pF, V_{IO} = 1.71 V to 1.89 V		55	80	ns
		See Figure 7-2 , STB = 0 V, R _L = 60 Ω , C _L = 100 pF, V _{IO} = 4.5 V to 5.5 V		45	75	ns
there (Typ burgers)	Propagation delay time, high-to-low TXD edge to driver dominant (recessive to dominant)	See Figure 7-2 STB = 0 V, R_L = 60 Ω , C_L = 100 pF, V_{IO} = 3 V to 3.6 V		50	75	ns
^I prop(TxD-busdom)		See Figure 7-2 STB = 0 V, R_L = 60 Ω , C_L = 100 pF, V_{IO} = 2.25 V to 2.75 V		50	80	ns
		See Figure 7-2 STB = 0 V, R_L = 60 Ω , C_L = 100 pF, V_{IO} = 1.71 V to 1.89 V		55	80	ns
t _{sk(p)}	Pulse skew (t _{prop(TxD-busrec}) - t _{prop(TxD-busdom)})	STB = 0 V, R_L = 60 Ω , C_L = 100 pF, See Figure 7-2		3.5	10	ns
t _R	Differential output signal rise time	See Figure 7-2 , STB = 0 V, R _L = 60 Ω , C _L = 100 pF		20	30	ns
t _F	Differential output signal fall time	See Figure 7-2 , STB = 0 V, R _L = 60 Ω , C _L = 100 pF		30	40	ns
t _{TXD_DTO}	Dominant timeout	See Figure 7-6 , R_L = 60 Ω , C_L = 100 pF, STB = 0 V	1.2		4.0	ms
Receiver Switchir	ng Characteristics	,				
		See Figure 7-3 , STB = 0 V, $C_{L(RXD)}$ = 15 pF, V _{IO} = 4.5 V to 5.5 V		60	85	ns
t _{prop(busrec-RXD)}	Propagation delay time, bus recessive input to RXD	See Figure 7-3 STB = 0 V, $C_{L(RXD)}$ = 15 pF, V_{IO} = 3 V to 3.6 V		65	95	ns
p.5p(000100-100)	high output (dominant to recessive)	See Figure 7-3 STB = 0 V, C _{L(RXD)} = 15 pF, V _{IO} = 2.25 V to 2.75 V		70	105	ns
		See Figure 7-3 STB = 0 V, $C_{L(RXD)}$ = 15 pF, V_{IO} = 1.71 V to 1.89 V		80	110	ns



6.9 Switching Characteristics (continued)


parameters valid over recommended operating conditions with -40°C \leq T_J \leq 150°C (Typical values are at V_{CC} = 5 V, V_{IO} = 3.3 V, Device ambient maintained at 27°C) unless otherwise noted

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
		See Figure 7-3 , STB = 0 V, $C_{L(RXD)}$ = 15 pF, V_{IO} = 4.5 V to 5.5 V		50	75	ns
	Propagation delay time, bus dominant input to RXD	See Figure 7-3 STB = 0 V, $C_{L(RXD)}$ = 15 pF, V_{IO} = 3 V to 3.6 V		50	80	ns
[[] prop(busdom-RXD)	low output (recessive to dominant)	See Figure 7-3 STB = 0 V, $C_{L(RXD)}$ = 15 pF, V_{IO} = 2.25 V to 2.75 V		55	90	ns
		See Figure 7-3 STB = 0 V, $C_{L(RXD)}$ = 15 pF, V_{IO} = 1.71 V to 1.89 V		65	110	ns
İ _R	RXD output signal rise time	See Figure 7-3 , STB = 0 V,		8	20	ns
ŀF	RXD output signal fall time	C _{L(RXD)} = 15 pF		7	25	ns
Signal Improven	nent Timing Characteristics					
SIC_TX_base	Signal improvement time TX-based	Time from rising edge of the TXD signal to the end of the signal improvement phase	230	340	530	ns
∆t _{Bit(Bus)}	Transmitted bit width variation	$\begin{array}{l} TXD <= 5Mbps \ square \ wave, \ \Delta t_{Bit(Bus)} = \\ t_{Bit(Bus)} \cdot t_{Bit(TxD)} \\ STB = 0 \ V, \ R_L = 60 \ \Omega, \ C_L = 100 \ pF, \\ See \ Figure \ 7-4 \end{array}$	-10		10	ns
∆t _{BIT(RxD)}	Received bit width variation	$\begin{array}{l} TXD <= 5Mbps \ square \ wave, \ \Delta t_{Bit(RxD)} = \\ t_{Bit(RxD)} - t_{Bit(TxD)} \\ STB = 0 \ V, \ R_L = 60 \ \Omega, \ C_L = 100 \ pF, \\ C_{L(RXD)} = 15 \ pF, \ See \ Figure \ 7-4 \end{array}$	-30		20	ns
∆t _{REC}	Receiver timing symmetry	$\begin{array}{l} TXD <= 5Mbps \mbox{ square wave, } \Delta t_{REC} = \\ t_{Bit(RxD)} - t_{Bit(Bus)} \\ STB = 0 \ V, \ C_{L(RXD)} = 15 \ pF, \ See \ Figure \\ 7-4 \end{array}$	-20		15	ns
FD Timing Chara	acteristics	· · · · · ·				
	Bit time on CAN bus output pins with t _{BIT(TXD)} = 500 ns		490		510	ns
BIT(BUS)	Bit time on CAN bus output pins with $t_{BIT(TXD)}$ = 200 ns		190		210	ns
	Bit time on CAN bus output pins with $t_{BIT(TXD)}$ = 125 ns ⁽¹⁾	See Figure 7-4 , STB = 0 V, R_L = 60 Ω , C_L = 100 pF, $C_{L(RXD)}$ = 15 pF	115		135	ns
t _{BIT(RXD)}	Bit time on RXD output pins with $t_{BIT(TXD)}$ = 500 ns] [470		520	ns
	Bit time on RXD output pins with $t_{BIT(TXD)}$ = 200 ns] [170		220	ns
	Bit time on RXD output pins with $t_{BIT(TXD)} = 125 \text{ ns}^{(1)}$] [95		145	ns
	Receiver timing symmetry with t _{BIT(TXD)} = 500 ns	See Figure 7-4, $R_1 = 60 \Omega$, $C_1 = 100 pF$,	-20		15	ns
∆t _{REC}	Receiver timing symmetry with $t_{BIT(TXD)} = 200 \text{ ns}$	C _{L(RXD)} = 15 pF	-20		15	ns
	Receiver timing symmetry with $t_{BIT(TXD)} = 125 \text{ ns}^{(1)}$	$\Delta t_{\text{REC}} = t_{\text{BIT}(\text{RXD})} - t_{\text{BIT}(\text{BUS})}$	-20		15	ns

(1) Measured during characterization and not an ISO 11898-2:2016 parameter




6.10 Typical Characteristics





7 Parameter Measurement Information








Figure 7-2. Driver Test Circuit and Measurement





Figure 7-3. Receiver Test Circuit and Measurement

TCAN1462-Q1 SLLSFF2B – FEBRUARY 2022 – REVISED OCTOBER 2024





n = 1 to 5; TXD rise/fall time < 10 ns

Figure 7-4. Transmitter and Receiver Timing Behavior Test Circuit and Measurement






Figure 7-5. t_{MODE} Test Circuit and Measurement





Figure 7-6. TXD Dominant Timeout Test Circuit and Measurement







8 Detailed Description

8.1 Overview

The devices meet or exceed the specifications of the ISO 11898-2:2016 high speed CAN (Controller Area Network) physical layer standard and CiA 601-4 Signal Improvement capability (SIC) specification. The devices are data rate agnostic making them backward compatible for supporting classical CAN applications while also supporting CAN FD networks up to 8Mbps. These devices have standby mode support which puts the transceiver in ultra-low current consumption mode. Upon receiving a valid wake-up pattern (WUP) on the CAN bus, the device signals to the microcontroller through the RXD pin. The MCU can then put the device into normal mode using the STB pin.

The TCAN1462V-Q1 has two separate supply rails, V_{CC} bus-side supply and V_{IO} logic supply for logic-level translation for interfacing directly to 1.8V, 2.5V, 3.3V, or 5V controllers.

8.1.1 Signal Improvement

Signal improvement is an additional capability added to CAN FD transceiver that enhances the maximum data rate achievable in complex star topologies by minimizing signal ringing. Signal ringing is the result of reflections caused by impedance mismatch at various points in a CAN network due to the nodes that act as stubs.

An example of a complex network is shown in Figure 8-1.




Figure 8-1. CAN Network: Star topology

Recessive-to-dominant signal edge is usually clean as it is strongly driven by the transmitter. Transmitter output impedance of CAN transceiver is ~50 Ω and matches to the network characteristic impedance. For a regular CAN FD transceiver, dominant-to-recessive edge is when the driver output impedance goes to ~60 k Ω and signal reflected back experiences impedance mismatch which causes ringing. TCAN1462-Q1 resolves this issue by TX-based Signal improvement capability (SIC). The device continues to drive the bus recessive until t_{SIC_TX_base} so that reflections die down and recessive bit is clean at sampling point. In the active recessive phase, transmitter output impedance goes to high-Z. This phenomenon is explained with Figure 8-2.

For more information on TI's signal improvement technology, and how it compares with similar devices in market, please refer to the white paper How Signal Improvement Capability Unlocks the Real Potential of CAN-FD Transceivers.







Figure 8-2. TX based SIC



8.2 Functional Block Diagram







8.3 Feature Description

8.3.1 Pin Description

8.3.1.1 TXD

The TXD input is a logic-level signal from a CAN controller to the transceiver. It is referenced to V_{CC} for TCAN1462-Q1 or to V_{IO} for TCAN1462V-Q1 devices.

8.3.1.2 GND

GND is the ground pin of the transceiver, it must be connected to the PCB ground.

8.3.1.3 V_{CC}

 V_{CC} provides the 5-V power supply to the CAN transceiver.

8.3.1.4 RXD

The RXD output is a logic-level signal from the CAN transceiver to the CAN controller. It is referenced to V_{CC} for TCAN1462-Q1 and V_{IO} for TCAN1462V-Q1 devices. For TCAN1462V-Q1, RXD is only driven once V_{IO} is present.

When a wake event takes place, RXD is driven low.

8.3.1.5 V_{IO} (only for TCAN1462V-Q1)

The V_{IO} pin provides the digital I/O voltage to match the CAN controller voltage thus avoiding the requirement for a level shifter. It supports wide range of controller interface voltage levels from 1.7 V to 5.5 V.

8.3.1.6 CANH and CANL

These are the CAN high and CAN low differential bus pins. These pins are connected to the CAN transceiver and the low-voltage WUP CAN receiver.

8.3.1.7 STB (Standby)

The STB pin is an input pin used for mode control of the transceiver. The STB pin can be supplied from either the system processor or from a static system voltage source. If normal mode is the only intended mode of operation, then the STB pin can be tied directly to GND.

8.3.2 CAN Bus States


The CAN bus has two logical states during operation: recessive and dominant. See Figure 8-4 and Figure 8-5.


A dominant bus state occurs when the bus is driven differentially and corresponds to a logic low on the TXD and RXD pins. A recessive bus state occurs when the bus is biased to $V_{CC}/2$ via the high-resistance internal input resistors R_{IN}) of the receiver and corresponds to a logic high on the TXD and RXD pins.

A dominant state overwrites the recessive state during arbitration. Multiple CAN nodes may be transmitting a dominant bit at the same time during arbitration, and in this case the differential voltage of the bus is greater than the differential voltage of a single driver.

The TCAN1462-Q1 transceiver implements a low-power standby (STB) mode which enables a third bus state where the bus pins are weakly biased to ground via the high resistance internal resistors of the receiver. See Figure 8-4 and Figure 8-5.







- A. Normal Mode
- B. Standby Mode

Figure 8-5. Simplified Recessive Common Mode Bias Unit and Receiver

8.3.3 TXD Dominant Timeout (DTO)

During normal mode, the only mode where the CAN driver is active, the TXD DTO circuit prevents the local node from blocking network communication in the event of a hardware or software failure where TXD is held dominant longer than the timeout period t_{TXD_DTO} . The TXD DTO circuit is triggered by a falling edge on TXD. If no rising edge is seen before the timeout period of the circuit, t_{TXD_DTO} , the CAN driver is disabled. This frees the bus for communication between other nodes on the network. The CAN driver is reactivated when a recessive signal is seen on the TXD pin, thus clearing the dominant time out. The receiver remains active and biased to $V_{CC}/2$ and the RXD output reflects the activity on the CAN bus during the TXD DTO fault.

The minimum dominant TXD time allowed by the TXD DTO circuit limits the minimum possible transmitted data rate of the device. The CAN protocol allows a maximum of eleven successive dominant bits (on TXD) for the worst case, where five successive dominant bits are followed immediately by an error frame. The minimum transmitted data rate may be calculated using Equation 1.

Minimum Data Rate = 11 bits / $t_{TXD DTO}$ = 11 bits / 1.2 ms = 9.2 kbps

(1)






Figure 8-6. Example Timing Diagram for TXD Dominant Timeout

8.3.4 CAN Bus Short-circuit Current Limiting

The TCAN1462-Q1 has several protection features that limit the short-circuit current when a CAN bus line is shorted. These include CAN driver current limiting in the dominant and recessive states and TXD dominant state timeout which prevents permanently having the higher short-circuit current of a dominant state in case of a system fault. During CAN communication the bus switches between the dominant and recessive states; thus, the short-circuit current may be viewed as either the current during each bus state or as a DC average current. When selecting termination resistors or a common mode choke for the CAN design the average power rating, I_{OS(AVG)}, should be used. The percentage dominant is limited by the TXD DTO and the CAN protocol which has forced state changes and recessive bits due to bit stuffing, control fields, and inter frame space. These make sure there is a minimum amount of recessive time on the bus even if the data field contains a high percentage of dominant bits.

The average short-circuit current of the bus depends on the ratio of recessive to dominant bits and their respective short-circuit currents. The average short-circuit current may be calculated using Equation 2.

 $I_{OS(AVG)} = \% \text{ Transmit } x \left[(\% \text{ REC}_{Bits } x I_{OS(SS) REC}) + (\% \text{ DOM}_{Bits } x I_{OS(SS) DOM}) \right] + \left[\% \text{ Receive } x I_{OS(SS) REC} \right]$ (2)

Where:

- I_{OS(AVG)} is the average short-circuit current
- % Transmit is the percentage the node is transmitting CAN messages
- % Receive is the percentage the node is receiving CAN messages
- % REC_Bits is the percentage of recessive bits in the transmitted CAN messages
- % DOM_Bits is the percentage of dominant bits in the transmitted CAN messages
- I_{OS(SS) REC} is the recessive steady state short-circuit current
- I_{OS(SS)} DOM is the dominant steady state short-circuit current

This short-circuit current and the possible fault cases of the network should be taken into consideration when sizing the power supply used to generate the transceivers V_{CC} supply.



8.3.5 Thermal Shutdown (TSD)

If the junction temperature of the TCAN1462-Q1 exceeds the thermal shutdown threshold, T_{TSD} , the device turns off the CAN driver circuitry and blocks the TXD to bus transmission path. The shutdown condition is cleared when the junction temperature of the device drops below T_{TSD} . The CAN bus pins are biased to $V_{CC}/2$ during a TSD fault and the receiver to RXD path remains operational. The TCAN1462-Q1 TSD circuit includes hysteresis which prevents the CAN driver output from oscillating during a TSD fault.

8.3.6 Undervoltage Lockout

The supply pins, V_{CC} and V_{IO} , have undervoltage detection that places the device into a protected state. This protects the bus during an undervoltage event on either supply pin.

Table 8-1. Undervoltage Lockout - TCAN1462-Q1									
V _{cc}	DEVICE STATE	BUS	RXD PIN						
> UV _{VCC}	> UV _{VCC} Normal		Mirrors bus						
< UV _{VCC} Protected		High impedance	High impedance						

Table 8-2. Undervoltage Lockout - TCAN1462V-Q1									
V _{cc}	V _{IO}	DEVICE STATE	BUS	RXD PIN					
> UV _{VCC}	> UV _{VIO}	Normal Per TXD		Mirrors bus					
< UV _{VCC}	> UV _{VIO}	STB = V _{IO} : standby mode		V _{IO} : Remote wake request ⁽¹⁾					
	> UV _{VIO}	STB = GND: Protected	High impodence	Recessive					
> UV _{VCC}				High impedance					
< UV _{VCC}				High impedance					

(1) See Remote Wake Request via Wake-Up Pattern (WUP) in Standby Mode

Once the undervoltage condition is cleared and t_{MODE} has expired, the TCAN1462-Q1 transitions to normal mode and the host controller can send and receive CAN traffic again.

8.3.7 Unpowered Device

The TCAN1462-Q1 is designed to be an ideal passive or no load to the CAN bus if the device is unpowered. The bus pins were designed to have low leakage currents when the device is unpowered, so they do not load the bus. This is critical if some nodes of the network are unpowered while the rest of the of network remains operational.

The logic pins also have low leakage currents when the device is unpowered, so they do not load other circuits which may remain powered.

8.3.8 Floating pins

The TCAN1462-Q1 has internal pull-ups on critical pins which place the device into known states if the pin floats. This internal bias should not be relied upon by design though, especially in noisy environments, but instead should be considered a failsafe protection feature.

When a CAN controller supporting open-drain outputs is used, an adequate external pull-up resistor must be chosen. This make sures the TXD output of the CAN controller maintains acceptable bit time to the input of the CAN transceiver. See Table 8-3 for details on pin bias conditions.

Pin Pull-up or Pull-down		Comment					
TXD	PUILUD	Weakly biases TXD towards recessive to prevent bus blockage or TXD DTO triggering					
STB	Pull-up	Weakly biases STB towards low-power standby mode to prevent excessive system power					

Table 8-3. Pin Bias



8.4 Device Functional Modes

8.4.1 Operating Modes

The TCAN1462-Q1 has two main operating modes; normal mode and standby mode. Operating mode selection is made by applying a high or low level to the STB pin on the TCAN1462-Q1.

STB	Device Mode	Driver	Receiver	RXD Pin					
High	Low current standby mode with bus wake-up	Disabled	Low-power receiver and bus monitor enable	High (recessive) until valid WUP is received See ⁽¹⁾					
Low	Normal Mode	Enabled	Enabled	Mirrors bus state					

Table 8-4. Operating Modes

(1) See Remote Wake Request via Wake-Up Pattern (WUP) in Standby Mode

8.4.2 Normal Mode

This is the normal operating mode of the TCAN1462-Q1. The CAN driver and receiver are fully operational and CAN communication is bi-directional. The driver is translating a digital input on the TXD input to a differential output on the CANH and CANL bus pins. The receiver is translating the differential signal from CANH and CANL to a digital output on the RXD output.

8.4.3 Standby Mode

This is the low-power mode of the TCAN1462-Q1. The CAN driver and main receiver are switched off and bi-directional CAN communication is not possible. The low-power receiver and bus monitor circuits are enabled to allow for RXD wake-up requests via the CAN bus. A wake-up request is output to RXD as shown in Figure 8-7. The local CAN protocol controller should monitor RXD for transitions (high-to-low) and reactivate the device to normal mode by pulling the STB pin low. The CAN bus pins are weakly pulled to GND in this mode; see Figure 8-4 and Figure 8-5.

In standby mode, only the V_{IO} supply is required therefore the V_{CC} may be switched off for additional system level current savings.

8.4.3.1 Remote Wake Request via Wake-Up Pattern (WUP) in Standby Mode

The TCAN1462-Q1 supports a remote wake-up request that is used to indicate to the host controller that the bus is active and the node should return to normal operation.

The device uses the multiple filtered dominant wake-up pattern (WUP) from the ISO 11898-2:2016 standard to qualify bus activity. Once a valid WUP has been received, the wake request is indicated to the controller by a falling edge and low period corresponding to a filtered dominant on the RXD output of the TCAN1462-Q1.

The WUP consists of a filtered dominant pulse, followed by a filtered recessive pulse, and finally by a second filtered dominant pulse. The first filtered dominant initiates the WUP, and the bus monitor then waits on a filtered recessive; other bus traffic does not reset the bus monitor. Once a filtered recessive is received the bus monitor is waiting for a filtered dominant and again, other bus traffic does not reset the bus monitor. Immediately upon reception of the second filtered dominant the bus monitor recognizes the WUP and drives the RXD output low every time an additional filtered dominant signal is received from the bus.


For a dominant or recessive to be considered filtered, the bus must be in that state for more than the t_{WK_FILTER} time. Due to variability in t_{WK_FILTER} the following scenarios are applicable. Bus state times less than $t_{WK_FILTER(MIN)}$ are never detected as part of a WUP and thus no wake request is generated. Bus state times between $t_{WK_FILTER(MIN)}$ and $t_{WK_FILTER(MAX)}$ may be detected as part of a WUP and a wake-up request may be generated. Bus state times greater than $t_{WK_FILTER(MAX)}$ are always detected as part of a WUP, and thus a wake request is always generated. See Figure 8-7 for the timing diagram of the wake-up pattern.


The pattern and t_{WK_FILTER} time used for the WUP prevents noise and bus stuck dominant faults from causing false wake-up requests while allowing any valid message to initiate a wake-up request.

Copyright © 2024 Texas Instruments Incorporated

The ISO 11898-2:2016 standard has defined times for a short and long wake-up filter time. The t_{WK_FILTER} timing for the device has been picked to be within the minimum and maximum values of both filter ranges. This timing has been chosen such that a single bit time at 500 kbps, or two back-to-back bit times at 1 Mbps triggers the filter in either bus state. Any CAN frame at 500 kbps or less would contain a valid WUP.

For an additional layer of robustness and to prevent false wake-ups, the device implements a wake-up timeout feature. For a remote wake-up event to successfully occur, the entire WUP must be received within the timeout value $t \le t_{WK_TIMEOUT}$. If not, the internal logic is reset and the transceiver remains in its current state without waking up. The full pattern must then be transmitted again, conforming to the constraints mentioned in this section. See Figure 8-7 for the timing diagram of the wake-up pattern with wake timeout feature.





8.4.4 Driver and Receiver Function

The digital logic input and output levels for the TCAN1462-Q1 are CMOS levels with respect to V_{CC} . For TCAN1462V-Q1, these are referred to V_{IO} for compatibility with MCUs having 1.8 V, 2.5 V, 3.3 V, or 5 V supply.

Device Mode	TXD Input ⁽¹⁾	Bus	Outputs	Driven Bus State ⁽²⁾				
Device would		CANH	CANL	Driven bus State				
Normal	Low	High	Low	Dominant				
Normai	High or open	High impedance	High impedance	Biased recessive				
Standby	Х	High impedance	High impedance	Biased to ground				

Table 8-5. Driver Function Table

(1) X = irrelevant

(2) For bus state and bias see Figure 8-4 and Figure 8-5

Table 8-6. Receiver Function Table Normal and Standby Mode

······································									
Device Mode	CAN Differential Inputs V _{ID} = V _{CANH} – V _{CANL}	Bus State	RXD Pin						
	V _{ID} ≥ 0.9 V	Dominant	Low						
Normal	0.5 V < V _{ID} < 0.9 V	Undefined	Undefined						
	V _{ID} ≤ 0.5 V	Recessive	High						
	V _{ID} ≥ 1.15 V	Dominant	High						
Standby	0.4 V < V _{ID} < 1.15 V	Undefined	Low if a remote wake event occurred						
	V _{ID} ≤ 0.4 V	Recessive	See Figure 8-7						
Any	Open (V _{ID} ≈ 0 V)	Open	High						



9 Application and Implementation

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

9.1 Application Information

9.2 Typical Application

The TCAN1462-Q1 transceiver can be used in applications with a host controller or FPGA that includes the link layer portion of the CAN protocol. Figure 9-1 shows a typical configuration for 5 V controller applications. The bus termination is shown for illustrative purposes.




Figure 9-1. Transceiver Application Using 5 V I/O Connections



9.2.1 Design Requirements

9.2.1.1 CAN Termination

Termination may be a single $120-\Omega$ resistor at each end of the bus, either on the cable or in a terminating node. If filtering and stabilization of the common-mode voltage of the bus is desired then split termination may be used, see Figure 9-2. Split termination improves the electromagnetic emissions behavior of the network by filtering higher-frequency common-mode noise that may be present on the differential signal lines.




Figure 9-2. CAN Bus Termination Concepts

9.2.2 Detailed Design Procedures

9.2.2.1 Bus Loading, Length and Number of Nodes

A typical CAN application may have a maximum bus length of 40 meters and maximum stub length of 0.3 m. However, with careful design, users can have longer cables, longer stub lengths, and many more nodes to a bus. A high number of nodes requires a transceiver with high input impedance such as the TCAN1462-Q1. Additionally, since TCAN1462(V)-Q1 has SIC, in a given network size, higher data rate can be achieved because signal ringing is attenuated.


Many CAN organizations and standards have scaled the use of CAN for applications outside the original ISO 11898-2 standard. They made system level trade off decisions for data rate, cable length, and parasitic loading of the bus. Examples of these CAN systems level specifications are ARINC 825, CANopen, DeviceNet, SAE J2284, SAE J1939, and NMEA 2000.


A CAN network system design is a series of tradeoffs. In the ISO 11898-2:2016 specification, the driver differential output is specified with a bus load that can range from 50 Ω to 65 Ω where the differential output must be greater than 1.5 V. The TCAN1462-Q1 family is specified to meet the 1.5-V requirement down to 50 Ω and is specified to meet 1.4-V differential output at 45 Ω bus load. The differential input resistance of the TCAN1462-Q1 is a minimum of 40 k Ω . If 100 TCAN1462-Q1 transceivers are in parallel on a bus, this is equivalent to a 400- Ω differential load in parallel with the nominal 60 Ω bus termination which gives a total bus load of approximately 52 Ω . Therefore, the TCAN1462-Q1 family theoretically supports over 100 transceivers on a single bus segment. However, for a CAN network design margin must be given for signal loss across the system and cabling, parasitic loadings, timing, network imbalances, ground offsets and signal integrity thus a practical maximum number of nodes is often lower. Bus length may also be extended beyond 40 meters by careful system design and data rate tradeoffs. For example, CANopen network design guidelines allow the network to be up to 1 km with changes in the termination resistance, cabling, less than 64 nodes and significantly lowered data rate.

This flexibility in CAN network design is one of the key strengths of the various extensions and additional standards that have been built on the original ISO 11898-2 CAN standard. However, when using this flexibility the CAN network system, the designer must take the responsibility of good network design for a robust network operation.




TCAN1462-Q1 SLLSFF2B – FEBRUARY 2022 – REVISED OCTOBER 2024






9.2.3 Application Curves






9.3 System Examples

The TCAN1462V-Q1 CAN transceiver is typically used in applications with a host controller or FPGA that includes the link layer portion of the CAN protocol. A 1.8 V, 2.5 V, or 3.3 V application is shown in Figure 9-6. The bus termination is shown for illustrative purposes.





9.4 Power Supply Recommendations

The TCAN1462-Q1 transceiver is designed to operate with a main V_{CC} input voltage supply range between 4.5V and 5.5V. The TCAN1462V-Q1 implements an I/O level shifting supply input, V_{IO}, designed for a range between 1.8V and 5.5V. Both supply inputs must be well regulated. A decoupling capacitance, typically 100nF, should be placed near the CAN transceiver main V_{CC} supply pin in addition to bypass capacitors. A decoupling capacitor, typically 100nF, should be placed near the CAN transceiver MIO transceiver V_{IO} supply pin in addition to bypass capacitors.



9.5 Layout

9.5.1 Layout Guidelines

- Place the protection and filtering circuitry close to the bus connector, J1, to prevent transients, ESD, and noise from propagating onto the board. This layout example shows an optional transient voltage suppression (TVS) diode, D1, which may be implemented if the system-level requirements exceed the specified rating of the transceiver. This example also shows optional bus filter capacitors C4 and C5.
- Design the bus protection components in the direction of the signal path. Do not force the transient current to divert from the signal path to reach the protection device.
- Decoupling capacitors should be placed as close as possible to the supply pins V_{CC} and V_{IO} of transceiver.
- Use at least two vias for supply and ground connections of bypass capacitors and protection devices to minimize trace and via inductance.

Note

High frequency current follows the path of least impedance and not the path of least resistance.

This layout example shows how split termination could be implemented on the CAN node. The termination
is split into two resistors, R4 and R5, with the center or split tap of the termination connected to ground via
capacitor C3. Split termination provides common mode filtering for the bus. See CAN Termination, and CAN
Bus Short Circuit Current Limiting for information on termination concepts and power ratings needed for the
termination resistor(s).

9.5.2 Layout Example




Figure 9-7. Layout Example



10 Device and Documentation Support

10.1 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

10.2 Support Resources

TI E2E[™] support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

10.3 Trademarks

TI E2E[™] is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

10.4 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

10.5 Glossary

TI Glossary This glossary lists and explains terms, acronyms, and definitions.

11 Revision History

С	hanges from Revision A (June 2022) to Revision B (October 2024)	Page
•	Deleted part number TCAN1462V-Q1 from the data sheet title and header information	1

С	hanges from Revision * (February 2022) to Revision A (June 2022)	Page
•	Changed the data sheet from Advanced information to Production data	1

12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



PACKAGING INFORMATION

Orderable Device	Status	Package Type	•	Pins	•	Eco Plan	Lead finish/	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	Ball material	(3)		(4/5)	
							(6)				
TCAN1462DRBRQ1	ACTIVE	SON	DRB	8	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	1462	Samples
TCAN1462DRQ1	ACTIVE	SOIC	D	8	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	1462	Samples
TCAN1462VDRBRQ1	ACTIVE	SON	DRB	8	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	1462V	Samples
TCAN1462VDRQ1	ACTIVE	SOIC	D	8	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	1462V	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and



www.ti.com

continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



Texas

*All dimensions are nominal

STRUMENTS

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TCAN1462DRBRQ1	SON	DRB	8	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q1
TCAN1462DRQ1	SOIC	D	8	3000	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
TCAN1462VDRBRQ1	SON	DRB	8	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q1
TCAN1462VDRQ1	SOIC	D	8	3000	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1



www.ti.com

PACKAGE MATERIALS INFORMATION

18-Oct-2024



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TCAN1462DRBRQ1	SON	DRB	8	3000	367.0	367.0	35.0
TCAN1462DRQ1	SOIC	D	8	3000	356.0	356.0	35.0
TCAN1462VDRBRQ1	SON	DRB	8	3000	367.0	367.0	35.0
TCAN1462VDRQ1	SOIC	D	8	3000	356.0	356.0	35.0

GENERIC PACKAGE VIEW

VSON - 1 mm max height PLASTIC SMALL OUTLINE - NO LEAD



Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.

4203482/L




DRB0008J

PACKAGE OUTLINE

VSON - 1 mm max height

PLASTIC QUAD FLAT PACK- NO LEAD



- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for optimal thermal and mechanical performance.




DRB0008J

EXAMPLE BOARD LAYOUT

VSON - 1 mm max height

PLASTIC QUAD FLAT PACK- NO LEAD



NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- 5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.




DRB0008J

EXAMPLE STENCIL DESIGN

VSON - 1 mm max height

PLASTIC QUAD FLAT PACK- NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



D0008A



PACKAGE OUTLINE

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES:

1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.

- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
- 4. This dimension does not include interlead flash.
- 5. Reference JEDEC registration MS-012, variation AA.



D0008A

EXAMPLE BOARD LAYOUT

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



D0008A

EXAMPLE STENCIL DESIGN

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

9. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated