

# TCAN857-Q1 Automotive Fault-Protected CAN FD Transceiver with Silent Mode

#### 1 Features

- AEC-Q100 Qualified for automotive applications
  - Human body model (HBM) ESD protection: ±12KV for CANH and CANL pins as per AEC Q100-002
  - Charged-device model (CDM) ESD protection: ±500V as per AEC Q100-011
  - IEC 61000-4-2 Contact discharge: ±8KV (unpowered)
- Compatible with ISO 11898-2:2024 physical layer standard
- Functional Safety-Capable
  - Documentation available to aid in functional safety system design
- Support of classical CAN and optimized CAN FD performance at 2Mbps and 5Mbps
  - Short and symmetrical propagation delays for enhanced timing margin
- TCAN857V-Q1 I/O voltage range supports 2.9V to 5.25V
- Support for 12V battery applications
- Receiver common mode input voltage: ±12V
- · Protection features:
  - Bus fault protection: ±40V
  - Undervoltage protection
  - TXD-dominant time-out (DTO)
  - Thermal-shutdown protection (TSD)
- Operating modes: Normal and Silent
- · Optimized behavior when unpowered
  - Bus and logic pins are high impedance (no load to operating bus or application)
  - Hot-plug capable: power up/down glitch free operation on bus and RXD output
- 8-Pin SOIC, small footprint SOT-23 and leadless VSON-8 package with improved automated optical inspection (AOI) capability

### **2** Applications

- Automotive and transportation
  - Body control modules
  - Automotive gateway
  - Advanced driver assistance system (ADAS)
  - Infotainment

#### **3 Description**

The TCAN857-Q1 is a high speed controller area network (CAN) transceiver that meets the physical layer requirements of the ISO 11898-2:2024 highspeed CAN specification. The transceiver is designed for classical CAN and CAN FD networks up to 5 megabits per second (Mbps).

The transceiver supports two modes of operation; normal mode and silent mode. The transceiver also includes many protection and diagnostic features including thermal shutdown (TSD), TXD-dominant timeout (DTO), and bus fault protection up to  $\pm 40V$ . The device has defined fail-safe behavior in supply under-voltage or floating pin scenarios.

The transceiver features an integrated level shifter on the  $V_{IO}$  pin which supplies internal logic-level translation for interfacing the transceiver I/Os directly to 3.3V, or 5V logic level. These transceivers are not only available in industry-standard SOIC-8 and VSON-8 packages, but also have a space-saving small footprint SOT-23 package option.


PART NUMBER	PACKAGE <sup>(1)</sup>	PACKAGE SIZE <sup>(2)</sup>
TCAN857-Q1	SOIC (D)	4.9mm x 6mm
	VSON (DRB) (8)	3mm x 3mm
	SOT-23 (DDF) (8)	2.9mm x 2.8mm

(1) For more information, see Section 11.

(2) The package size (length × width) is a nominal value and includes pins, where applicable.

#### Table 3-1. Device Comparison Table

	Low Voltage I/O Logic Support on Pin 5	Pin 8 Mode Selection
TCAN857-Q1	No	Silent mode
TCAN857V-Q1	Yes	Silent mode



#### **Simplified Schematic**




# **Table of Contents**

1 Features1
2 Applications1
3 Description1
4 Pin Configuration and Functions
5 Specifications
5.1 Absolute Maximum Ratings4
5.2 ESD Ratings 4
5.3 ESD Ratings, IEC Specification4
5.4 Recommended Operating Conditions4
5.5 Thermal Characteristics4
5.6 Power Supply Characteristics5
5.7 Dissipation Ratings5
5.8 Electrical Characteristics5
5.9 Switching Characteristics7
5.10 Typical Characteristics9
6 Parameter Measurement Information10
7 Detailed Description13
7.1 Overview13

7.2 Functional Block Diagram	13
7.3 Feature Description.	
7.4 Device Functional Modes	
8 Application Information Disclaimer	
8.1 Application Information	
8.2 Typical Application	
8.3 Power Supply Recommendations	
8.4 Layout	. 23
9 Device and Documentation Support	24
9.1 Documentation Support	
9.2 Receiving Notification of Documentation Updates	24
9.3 Support Resources	
9.4 Trademarks	24
9.5 Electrostatic Discharge Caution	
9.6 Glossary	
10 Revision History	
11 Mechanical, Packaging, and Orderable	
Information	24



# **4** Pin Configuration and Functions



#### Table 4-1. Pin Functions

Pins		Tuno	Description	
Name	No.	Туре	Description	
TXD	1	Digital Input	CAN transmit data input, integrated pull-up	
GND	2	GND	Ground connection	
V <sub>cc</sub>	3	Supply	5V supply voltage	
RXD	RXD 4 Digital Output CAN receive data output, tri-state when powered off		CAN receive data output, tri-state when powered off	
NC 5		—	No connect (not internally connected); devices without V <sub>IO</sub>	
V <sub>IO</sub>	- 5	Supply	I/O supply voltage	
CANL	6	Bus IO	Low-level CAN bus input/output line	
CANH	7	Bus IO	High-level CAN bus input/output line	
S 8 Digital Input Silent mode control input, integrated pull-up		Silent mode control input, integrated pull-up		
Thermal Pad (	VSON only)	_	Connect the thermal pad to any internal PCB ground plane using multiple vias for optimal thermal performance.	



### **5** Specifications

#### 5.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup> (2)

		MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage	-0.3	6	V
V <sub>IO</sub>	Supply voltage I/O level shifter	-0.3	6	V
V <sub>BUS</sub>	CAN Bus I/O voltage (CANH, CANL)	-40	40	V
V <sub>DIFF</sub>	Max differential voltage range between CANH and CANL	-12	12	V
V <sub>Logic_Input</sub>	Logic input terminal voltage	-0.3	6	V
V <sub>RXD</sub>	RXD output terminal voltage range	-0.3	6	V
I <sub>O(RXD)</sub>	RXD output current	-8	8	mA
TJ	Operating virtual junction temperature range	-40	165	°C
T <sub>STG</sub>	Storage temperature	-65	150	°C

(1) Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute Maximum Ratings do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If used outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.

(2) All voltage values, except differential I/O bus voltages, are with respect to ground terminal.

### 5.2 ESD Ratings

				VALUE	UNIT
		Human-body model (HBM), per AEC Q100-002 <sup>(1)</sup>	HBM classification level 3A for all pins	±2000	V
V <sub>ESD</sub>	SD Electrostatic discharge		HBM classififation level 3B for global pins CANH & CANL	±12000	V
		Charged-device model (CDM), per AEC Q100-011		±500	V

(1) AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

#### 5.3 ESD Ratings, IEC Specification

				VALUE	UNIT	
V <sub>ESD</sub>	System level electro-static discharge (ESD) <sup>(1)</sup>	( AN DUS FERMINAIS ( ANH ( ANI ) TO ( NI )	IEC 61000-4-2 (150pF, 330Ω): Unpowered contact discharge	±8000	V	

(1) Tested according to IEC 62228-3 CAN Transcievers (2018), Section 6.4; DIN EN 61000-4.

#### **5.4 Recommended Operating Conditions**

		MIN	NOM	MAX	UNIT
V <sub>CC</sub>	Supply voltage	4.75	5	5.25	V
V <sub>IO</sub>	Supply voltage for I/O level shifter	2.9		5.25	V
I <sub>OH(RXD)</sub>	RXD terminal high level output current	-2			mA
I <sub>OL(RXD)</sub>	RXD terminal low level output current			2	mA
TJ	Operational free-air temperature (see thermal characteristics table)	-40		150	°C
T <sub>SDR</sub>	Thermal shutdown	160			°C
T <sub>SDF</sub>	Thermal shutdown release			150	°C
T <sub>SD(HYS)</sub>	Thermal shutdown hysteresis		10		°C

#### **5.5 Thermal Characteristics**

THERMAL METRIC	THERMAL METRIC	Pacl	UNIT	
		D (SOIC)	DRB (VSON)	UNIT
$R_{\theta JA}$	Junction-to-ambient thermal resistance	128.1	49.9	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	68.3	58.2	°C/W



### 5.5 Thermal Characteristics (continued)

THERMAL METRIC	THERMAL METRIC	Pac	UNIT	
		D (SOIC)	DRB (VSON)	UNIT
R <sub>θJB</sub>	Junction-to-board thermal resistance	71.6	23.9	°C/W
$\Psi_{JT}$	Junction-to-top characterization parameter	19.7	1.7	°C/W
$\Psi_{JB}$	Junction-to-board characterization parameter	70.8	23.8	°C/W
R <sub>0JC(bot)</sub>	Junction-to-case (bottom) thermal resistance	-	6.4	°C/W

### 5.6 Power Supply Characteristics

	PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
I <sub>CC</sub>	Supply current normal mode	Dominant	TXD = 0V, $R_L = 60\Omega$ , $C_L = open$			70	mA
I <sub>CC</sub>	Supply current normal mode	Dominant	TXD = 0V, $R_L = 50\Omega$ , $C_L = open$			80	mA
I <sub>CC</sub>	Supply current normal mode	Dominant with bus fault	TXD = 0V, CANH = CANL = $\pm 25V$ , R <sub>L</sub> = open, C <sub>L</sub> = open			130	mA
I <sub>CC</sub>	Supply current normal mode	Recessive	TXD = $V_{CC}$ , $R_L$ = 50 $\Omega$ , $C_L$ = open, RCM = open			10	mA
I <sub>CC</sub>	Supply current silent mode		$TXD = V_{CC}, R_L = 50\Omega, C_L = open$			3	mA
I <sub>IO</sub>	I/O supply current normal mode (Devices with V <sub>IO</sub> )	Dominant	RXD floating, TXD = 0V			400	μA
I <sub>IO</sub>	I/O supply current normal mode (Devices with V <sub>IO</sub> )	Recessive	RXD floating, TXD = V <sub>CC</sub>			150	μΑ
I <sub>IO</sub>	I/O supply current silent mode (Devices with V <sub>IO</sub> )		RXD floating, TXD = V <sub>CC</sub>			35	μΑ
UV <sub>VCC</sub>	Rising under voltage detection on V <sub>CC</sub> for protected mode			4.2	4.6	V	
UV <sub>VCC</sub>	Falling under voltage detection on V <sub>CC</sub> for protected mode		3.5	4	4.5	V	
UV <sub>VIO</sub>	Rising under voltage detection on V <sub>IO</sub>				2.5	2.9	V
UV <sub>VIO</sub>	Falling under voltage detect	ion on V <sub>IO</sub>		2.1	2.4		V

### 5.7 Dissipation Ratings

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
PD	Average power dissipation	$\label{eq:V_CC} \begin{array}{l} V_{CC}=5 \text{ V},  \text{V}_{\text{IO}}=3.3 \text{ V},  \text{T}_{\text{J}}=27^{\circ}\text{C},  \text{R}_{\text{L}}=60  \Omega, \\ C_{\text{L}\_\text{RXD}}=15 \text{ pF} \\ \text{TXD input}=250 \text{ kHz } 50\%  \text{duty cycle square} \\ \text{wave} \end{array}$		90		mW
	Normal mode	$ \begin{array}{l} V_{CC}=5.25 \text{ V}, V_{IO}=3.3 \text{ V}, T_J=150^\circ\text{C}, \text{ R}_L=60\\ \Omega, \text{ C}_{L}_{\text{RXD}}=15 \text{ pF}\\ \text{TXD input}=2.5 \text{ MHz } 50\% \text{ duty cycle square}\\ \text{wave} \end{array} $		110		mW

### **5.8 Electrical Characteristics**

Over recommended operating conditions with  $T_A = -40^{\circ}C$  to  $125^{\circ}C$  (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP MAX	UNIT
Driver Electr	ical Characteristics				
V <sub>CANH(D)</sub>	Bus output voltage (dominant) CANH	$V_{TXD}$ = 0V, $R_L$ =50 $\Omega$ to 65 $\Omega$ , $C_L$ = open, $R_{CM}$ = open	2.75	4.5	V
V <sub>CANL(D)</sub>	Bus output voltage (dominant) CANL	$V_{TXD}$ = 0V, $R_L$ =50 $\Omega$ to 65 $\Omega$ , $C_L$ = open, $R_{CM}$ = open	0.5	2.25	V
V <sub>CANH(R)</sub> V <sub>CANL(R)</sub>	Bus output voltage (recessive)	V <sub>TXD</sub> = VCC1, R <sub>L</sub> = open (no load), R <sub>CM</sub> = open	2	3	V
V <sub>SYM</sub>	Driver symmetry (V <sub>O(CANH)</sub> + V <sub>O(CANL)</sub> )/V <sub>CC</sub>	$R_{TERM}$ = 60 $\Omega$ , $C_L$ = open, $C_{SPLIT}$ = 4.7 nF	0.9	1.1	V/V



### 5.8 Electrical Characteristics (continued)

### Over recommended operating conditions with $T_A = -40^{\circ}C$ to 125°C (unless otherwise noted)

		TEST CONDITIONS	MIN	TYP MAX	UNIT
		TEST CONDITIONS	WIIN		UNIT
V <sub>SYM_DC</sub>	DC output symmetry (V <sub>CC</sub> - V <sub>O(CANH)</sub> - V <sub>O(CANL)</sub> )	$R_L = 60 \Omega, C_L = open$	-400	400	mV
	Differential output voltage	$V_{TXD}$ = 0V, $R_L$ =50 $\Omega$ to 65 $\Omega$ , $C_L$ = open, $R_{CM}$ = open	1.5	3	V
V <sub>DIFF(D)</sub>	normal mode Dominant	$V_{TXD}$ = 0V, 45 $\Omega \le R_L \le 70\Omega$ , $C_L$ = open	1.4	3.3	V
	Dominant	$V_{TXD}$ = 0V, R <sub>L</sub> = 2240 $\Omega$ , C <sub>L</sub> = open	1.5	5	V
	Differential output voltage	$V_{TXD} = V_{CC}, R_L = 60\Omega, C_L = open$	-120	12	mV
V <sub>DIFF(R)</sub>	normal mode Recessive	Normal mode, TXD = $V_{CC}$ , $R_L$ = open, $C_L$ = open	-50	50	mV
CANH(OS)	Short-circuit steady-state	$-3V \le V_{CANH} \le +18V$ , CANL = open, $V_{TXD} = 0V$	-115		mA
I <sub>CANL(OS)</sub>	output current, Dominant	$-3V \le V_{CANL} \le +18V$ , CANH = open, $V_{TXD} = 0V$		115	mA
I <sub>OS_REC</sub>	Short-circuit steady-state output current; Recessive	$-40V \le V_{BUS} \le +40V$ , $V_{BUS} = CANH = CANL$	-5	5	mA
Receiver Ele	ctrical Characteristics		1		
V <sub>DIFF_RX(D)</sub>	Receiver dominant state differential input voltage range, bus biasing active	$-12V \le V_{CANL} \le +12V$ $-12V \le V_{CANH} \le +12V$	0.9	8	V
V <sub>DIFF_RX(R)</sub>	Receiver recessive state differential input voltage range, bus biasing active	$-12V \le V_{CANL} \le +12V$ $-12V \le V_{CANH} \le +12V$	-3	0.5	V
V <sub>HYS</sub>	Hysteresis voltage for input- threshold, normal mode	$-12V \le V_{CM} \le 12V$		80	mV
∕ <sub>CM</sub>	Common mode range:		-12	12	V
LKG(IOFF)	Power-off (unpowered) bus input leakage current	CANH = CANL = 5V		5	μA
Cı	Input capacitance to ground (CANH or CANL)	$V_{TXD} = V_{CC}, V_{IO} = V_{CC}$		20	pF
CID	Differential input capacitance	$TXD = V_{CC}, V_{IO} = V_{CC}$		10	pF
m <sub>R</sub>	Input resistance matching: [1 - (R <sub>IN(CANH</sub> ) / R <sub>IN(CANL</sub> ))] × 100%	V <sub>CANH</sub> = V <sub>CANL</sub> = 5V	-2%	2%	
TXD Termina	I (CAN Transmit Data Input)		·		
/ <sub>IH</sub>	High-level input voltage	TCAN857-Q1	0.7 × V <sub>CC</sub>		V
/ <sub>IH</sub>	High-level input voltage	TCAN857V-Q1	0.7 × V <sub>IO</sub>		V
/ <sub>IL</sub>	Low-level input voltage	TCAN857-Q1		0.3 × V <sub>CC</sub>	V
/ <sub>IL</sub>	Low-level input voltage	TCAN857V-Q1		0.3 × V <sub>IO</sub>	V
н	High-level input leakage current	$V_{TXD} = V_{CC} = V_{IO} = 5.25V$	-2.5	0 1	μA
IL	Low-level input leakage current	V <sub>TXD</sub> = 0V, V <sub>CC</sub> = V <sub>IO</sub> = 5.25V	-200	-20	μA
LKG(OFF)	Unpowered leakage current	$V_{TXD} = 5.25V, V_{CC} = V_{IO} = 0V$	-1	0 1	μA
CI	Input Capacitance	$V_{IN} = 0.4 \times \sin(2 \times \pi \times 2 \times 10^6 \times t) + 2.5 V$		2	pF
RXD Termina	al (CAN Receive Data Output)				
/ <sub>он</sub>	High-level input voltage	TCAN857-Q;1 I <sub>O</sub> = -2mA	0.8 × V <sub>CC</sub>		V
/ <sub>OH</sub>	High-level input voltage	TCAN857V-Q1; I <sub>O</sub> = -2mA	0.8 × V <sub>IO</sub>		V
/ <sub>OL</sub>	Low-level input voltage	TCAN857-Q1; I <sub>O</sub> = 2mA		0.2 × V <sub>CC</sub>	V
/ <sub>OL</sub>	Low-level input voltage	TCAN857V-Q1; I <sub>O</sub> = 2mA		0.2 × V <sub>IO</sub>	V
LKG(OFF)	Unpowered leakage current	RXD = 5.25V, V <sub>CC</sub> = V <sub>IO</sub> = 0V	-1	0 1	μA
	Niemet Manda Januart)	1	1		
	Slient Mode Input)				
S Terminal (S	High-level input voltage	TCAN857-Q1	0.7 × V <sub>CC</sub>		V
S Terminal (S V <sub>IH</sub> V <sub>IH</sub>		TCAN857-Q1 TCAN857V-Q1	0.7 × V <sub>CC</sub> 0.7 × V <sub>IO</sub>		V V



### **5.8 Electrical Characteristics (continued)**

Over recommended oper	rating conditions with T <sub>A</sub>	= -40°C to 125°C (	unless otherwise noted)
	alling containente man rA	10 0 10 120 0 1	

	PARAMETER	TEST CONDITIONS	MIN	TYP MAX	UNIT	
V <sub>IL</sub>	Low-level input voltage	TCAN857V-Q1		0.3 × V <sub>IO</sub>	V	
IIH	High-level input leakage current S	V <sub>CC</sub> = V <sub>IO</sub> = S = 5.25V	-2	2	μA	
I <sub>IL</sub>	Low-level input leakage current S	V <sub>CC</sub> = V <sub>IO</sub> = 5.25 V, S = 0V	-20	-2	μA	
I <sub>LKG(OFF)</sub>	Unpowered leakage current	S = 5.25V, V <sub>CC</sub> = V <sub>IO</sub> = 0V	-1	0 1	μA	

### **5.9 Switching Characteristics**

Over recommended operating conditions with  $T_A = -40^{\circ}C$  to  $125^{\circ}C$  (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Device Switch	ing Characteristics					
t <sub>PROP(LOOP1)</sub>	Total loop delay, driver input (TXD) to receiver output (RXD), recessive to dominant	Normal mode, $V_{IO}$ = 3V to 5V, R <sub>L</sub> = 60 $\Omega$ , C <sub>L</sub> = 100pF, C <sub>L_RXD</sub> = 15pF		100	220	ns
t <sub>PROP(LOOP2)</sub>	Total loop delay, driver input (TXD) to receiver output (RXD), dominant to recessive	Normal mode, $V_{IO}$ = 3V to 5V, $R_L$ = 60 $\Omega$ , $C_L$ = 100pF, $C_{L_RXD}$ = 15pF		110	220	ns
t <sub>MODE</sub>	Mode change time, from Normal to Silent or from Silent to Normal				45	μs
t <sub>WK_FILTER</sub>	Filter time for a valid wake-up pattern		0.5		1.8	μs
t <sub>WK_TIMEOUT</sub>	Bus wake-up timeout value		0.8		6	ms
Driver Switchi	ng Characteristics					
t <sub>pHR</sub>	Propagation delay time, high TXD to driver recessive (dominant to recessive)			50		ns
t <sub>pLD</sub>	Propagation delay time, low TXD to driver dominant (recessive to dominant)			45		ns
t <sub>sk(p)</sub>	Pulse skew ( tpHR - tpLD )			4		ns
t <sub>R</sub>	Differential output signal rise time			32		ns
t <sub>F</sub>	Differential output signal fall time			27		ns
t <sub>тхр_рто</sub>	Dominant timeout	$R_{L} = 60\Omega, C_{L} = 100pF$	0.8		6.5	ms
Receiver Swite	ching Characteristics					
t <sub>pRH</sub>	Propagation delay time, bus recessive input to high output (dominant to recessive)			75		ns
t <sub>pDL</sub>	Propagation delay time, bus dominant input to low output (recessive to dominant)	C <sub>L_RXD</sub> = 15pF		70		ns
t <sub>R</sub>	RXD output signal rise time			10		ns
t <sub>F</sub>	RXD output signal fall time			10		ns
FD Timing Cha	aracteristics					
$t_{\Delta Bit(Bus)}$	Transmitted recessive bit width variation: t <sub>BIT(TXD)</sub> = 500 ns	$ \begin{array}{l} R_{L} = 60\Omega, \ C_{L} = 100 pF, \ C_{L_{RXD}} = \\ 15 pF \\ t_{\DeltaBit(Bus)} = t_{BIT(Bus)} - t_{BIT(TXD)} \end{array} $	-65		30	ns
$t_{\Delta Bit(Bus)}$	Transmitted recessive bit width variation: t <sub>BIT(TXD)</sub> = 200 ns		-45		10	ns
$t_{\Delta Bit(RXD)}$	Received recessive bit width variation: t <sub>BIT(TXD)</sub> = 500 ns	$\begin{aligned} \textbf{R}_{L} &= 60\Omega, \ \textbf{C}_{L} = 100 \text{pF}, \ \textbf{C}_{L_{RXD}} = \\ 15 \text{pF} \\ t_{\Delta \text{Bit}(\text{Bus})} &= t_{\text{BIT}(\text{RXD})} - t_{\text{BIT}(\text{TXD})} \end{aligned}$	-100		50	ns
$t_{\Delta Bit(RXD)}$	Received recessive bit width variation: t <sub>BIT(TXD)</sub> = 200 ns	$R_{L} = 60\Omega, C_{L} = 100pF, C_{L_{RXD}} = 15pF$ t <sub>ΔBit(Bus)</sub> = t <sub>BIT(RXD)</sub> - t <sub>BIT(TXD)</sub>	-80		20	ns




### 5.9 Switching Characteristics (continued)

Over recommended operating conditions with  $T_A = -40^{\circ}C$  to 125°C (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
'AREC		$R_{L} = 60\Omega, C_{L} = 100pF, C_{L_{RXD}} = 45$	-65		40	ns
t <sub>AREC</sub>	Receiver timing symmetry with $t_{BIT(TXD)} = 200$ ns	$\Delta t_{\text{REC}} = t_{\text{BIT}(\text{RXD})} - t_{\text{BIT}(\text{BUS})}$	-45		15	ns




### **5.10 Typical Characteristics**





#### **6** Parameter Measurement Information











Figure 6-4. Transmitter and Receiver Timing Test Circuit and Measurement





TCAN857-Q1 SLLSFX4A – FEBRUARY 2025 – REVISED FEBRUARY 2025






Figure 6-6. TXD Dominant Timeout Test Circuit and Measurement




Figure 6-7. Driver Short-Circuit Current Test and Measurement



### 7 Detailed Description


#### 7.1 Overview

The TCAN857(V)-Q1 devices meet or exceed the specifications of the ISO 11898-2:2024 high speed CAN (Controller Area Network) physical layer standard. The device has been certified to the requirements of ISO 11898-2:2024 physical layer requirements according to the GIFT/ICT high speed CAN test specification. The transceiver provides a number of different protection features providing for stringent automotive system requirements while also supporting CAN FD data rates up to 5Mbps.

The devices support the following CAN standards:

- · CAN transceiver physical layer standards:
  - ISO 11898-2:2024 High speed medium access unit
  - ISO 11898-5:2007 High speed medium access unit with low-power mode
  - SAE J2284-1: High Speed CAN (HSC) for Vehicle Applications at 125kbps
  - SAE J2284-2: High Speed CAN (HSC) for Vehicle Applications at 250kbps
  - SAE J2284-3: High Speed CAN (HSC) for Vehicle Applications at 500kbps
  - SAE J2284-4: High-Speed CAN (HSC) for Vehicle Applications at 500kbps with CAN FD Data at 2Mbps
  - SAE J2284-5: High-Speed CAN (HSC) for Vehicle Applications at 500kbps with CAN FD Data at 5Mbps
- Conformance Test requirements:
  - ISO 16845-2 Road vehicles Controller area network (CAN) conformance test plan Part 2: High-speed medium access unit conformance test plan

#### 7.2 Functional Block Diagram





#### 7.3 Feature Description

#### 7.3.1 Pin Description

#### 7.3.1.1 TXD

The TXD input is a logic-level signal, referenced to either V<sub>CC</sub> or V<sub>IO</sub> from a CAN controller to the transceivers.

#### 7.3.1.2 GND

GND is the ground pin of the transceiver, and must be connected to the PCB ground.

#### $7.3.1.3 \ V_{CC}$

 $V_{CC}$  provides the 5V power supply to the CAN transceiver.

#### 7.3.1.4 RXD

The RXD output is a logic-level signal, referenced to either  $V_{CC}$  or  $V_{IO}$ , from the transceivers to the CAN controller. RXD is only driven once  $V_{IO}$  is present.

#### 7.3.1.5 V<sub>IO</sub>

The  $V_{IO}$  pin is the input source for the integrated level shifter which provides the transceiver I/O voltage. Connect the  $V_{IO}$  pin to the controller I/O voltage source.

#### 7.3.1.6 CANH and CANL

These are the CAN high and CAN low differential bus pins. These pins are connected to the CAN transmitter and receiver internally.

#### 7.3.1.7 S (Silent)

The S pin is an input pin used for silent mode control of the transceiver. The S pin can be supplied from either the controller or from a static system voltage source. If normal mode is the only intended mode of operation, then the S pin can be tied directly to system GND using a pull-down resistor. If the silent mode is the only intended mode of operation, then the S pin can be tied directly to a static system voltage source using a pull-up resistor.


#### 7.3.2 CAN Bus States


The CAN bus has two logical states during operation: recessive and dominant. See Figure 7-1.

A dominant bus state occurs when the bus is driven differentially and corresponds to a logic low on the TXD and RXD pins. A recessive bus state occurs when the bus is biased to  $V_{CC}/2$  though the high-resistance internal input resistors  $R_{IN}$ ) of the receiver, and corresponds to a logic high on the TXD and RXD pins.

A dominant state overwrites the recessive state during arbitration. Multiple CAN nodes may be transmitting a dominant bit at the same time during arbitration, and in this case, the differential voltage of the bus is greater than the differential voltage of a single driver.








#### 7.3.3 TXD Dominant Timeout (DTO)

During normal mode, the only mode where the CAN driver is active, the TXD DTO circuit prevents the local node from blocking network communication in the event of a hardware or software failure where TXD is held dominant longer than the timeout period  $t_{TXD_DTO}$ . The TXD DTO circuit is triggered by a falling edge on TXD. If no rising edge is seen before the timeout period of the circuit,  $t_{TXD_DTO}$ , the CAN driver is disabled. This frees the bus for communication between other nodes on the network. The CAN driver is reactivated when a recessive signal is seen on the TXD pin; thus, clearing the dominant time out. The receiver remains active and biased to  $V_{CC}/2$  and the RXD output reflects the activity on the CAN bus during the TXD DTO fault.

The minimum dominant TXD time allowed by the TXD DTO circuit limits the minimum possible transmitted data rate of the device. The CAN protocol allows a maximum of eleven successive dominant bits (on TXD) for the worst case, where five successive dominant bits are followed immediately by an error frame. The minimum transmitted data rate may be calculated using Equation 1.

Minimum Data Rate = 11 bits / 
$$t_{TXD DTO}$$
 = 11 bits / 0.8ms = 13.75kbps (1)



#### Figure 7-2. Example Timing Diagram for TXD Dominant Timeout

#### 7.3.4 CAN Bus Short-circuit Current Limiting

The device has several protection features that limit the short-circuit current when a CAN bus line is shorted. The features include CAN driver current limiting in the dominant and recessive states and TXD dominant state timeout which prevents permanently having the higher short-circuit current of a dominant state due to a system fault. During CAN communication the bus switches between the dominant and recessive states; thus, the short-circuit current may be viewed as either the current during each bus state or as a DC average current. When selecting termination resistors or a common mode choke for the CAN design, the average power rating, I<sub>OS(AVG)</sub>, is used. The percentage dominant is limited by the TXD DTO and the CAN protocol which has forced state changes and recessive bits due to bit stuffing, control fields, and interframe space. Making sure there is a minimum amount of recessive time on the bus even if the data field contains a high percentage of dominant bits.

The average short-circuit current of the bus depends on the ratio of recessive to dominant bits and their respective short-circuit currents. The average short-circuit current may be calculated using Equation 2.

I<sub>OS(AVG)</sub> = % Transmit x [(% REC\_Bits x I<sub>OS(SS) REC</sub>) + (% DOM\_Bits x I<sub>OS(SS) DOM</sub>)] + [% Receive x I<sub>OS(SS) REC</sub>] (2)

#### Where:

- I<sub>OS(AVG)</sub> is the average short-circuit current
- % Transmit is the percentage the node is transmitting CAN messages
- % Receive is the percentage the node is receiving CAN messages
- % REC Bits is the percentage of recessive bits in the transmitted CAN messages
- % DOM Bits is the percentage of dominant bits in the transmitted CAN messages
- I<sub>OS(SS) REC</sub> is the recessive steady state short-circuit current
- I<sub>OS(SS) DOM</sub> is the dominant steady state short-circuit current

This short-circuit current and the possible fault cases of the network is taken into consideration when sizing the power supply used to generate the transceivers V<sub>CC</sub> supply.



#### 7.3.5 Thermal Shutdown (TSD)

If the junction temperature of the device exceeds the thermal shutdown threshold,  $T_{TSD}$ , the device turns off the CAN driver circuitry and blocks the TXD to bus transmission path. The shutdown condition is cleared when the junction temperature of the device drops below  $T_{TSD}$ . The CAN bus pins are biased to  $V_{CC}/2$  during a TSD fault and the receiver to RXD path remains operational. The device TSD circuit includes hysteresis which prevents the CAN driver output from oscillating during a TSD fault.

#### 7.3.6 Undervoltage Lockout

The supply pins,  $V_{CC}$  and  $V_{IO}$ , have undervoltage detection that places the device into a protected state. This protects the bus during an undervoltage event on either supply pin.

Table 7-1. Ondervoltage Eberkout - TOANOOT(V)-QT						
V <sub>cc</sub>	DEVICE STATE	BUS	RXD PIN			
> UV <sub>VCC</sub>	Normal	Per TXD	Mirrors bus			
< UV <sub>VCC</sub>	Protected	High impedance Weak pull-down to ground <sup>(1)</sup>	High impedance			

#### Table 7-1. Undervoltage Lockout - TCAN857(V)-Q1

#### (1) $V_{CC} = GND$ , see $I_{LKG(OFF)}$

Table 7-2. V <sub>IO</sub> Undervoltage Lockout - TCAN857(V)-Q	AN857(V)-Q1
--	-------------

V <sub>cc</sub>	V <sub>IO</sub>	DEVICE STATE	BUS	RXD PIN
> UV <sub>VCC</sub>	> UV <sub>VIO</sub> Normal		Per TXD	Mirrors bus
		S = V <sub>IO</sub> : Silent mode		Recessive
< UV <sub>VCC</sub>	> UV <sub>VIO</sub>	S = GND: Protected mode	High impedance	I CECESSIVE
> UV <sub>VCC</sub>	< UV <sub>VIO</sub>	Protected	Weak pull-down to ground <sup>(1)</sup>	High impedance
< UV <sub>VCC</sub>	< UV <sub>VIO</sub>	Protected		High impedance

#### (1) $V_{CC} = GND$ , see $I_{LKG(OFF)}$

Once the undervoltage condition is cleared and t<sub>MODE</sub> has expired, the device transitions to normal mode. The host controller can again send and receive CAN traffic.

#### 7.3.7 Unpowered Device

The device is designed to be a no load to the CAN bus if the device is unpowered. The bus pins were designed to have low leakage currents when the device is unpowered, so the device does not load the bus. This is critical if some nodes of the network are unpowered while the rest of the of network remains operational.

The logic pins also have low leakage currents when the device is unpowered, and do not load other circuits which may remain powered.

#### 7.3.8 Floating pins

The device has internal pull-ups on critical pins which place the device into known states if the pin floats. This internal bias must not be relied upon by design though, especially in noisy environments, but instead is considered a failsafe protection feature.

When a CAN controller supporting open-drain outputs is used an adequate external pull-up resistor must be chosen. This makes sure the TXD output of the CAN controller maintains acceptable bit time to the input of the CAN transceiver. See Table 7-3 for details on pin bias conditions.

Pin	Pull-up or Pull-down	Comment
TXD	Pull-up	Weakly biases TXD toward recessive to prevent bus blockage or TXD DTO triggering
S	Pull-up	Weakly biases S towards low-power silent mode to prevent excessive system power

#### Table 7-3. Pin Bias

Copyright © 2025 Texas Instruments Incorporated



#### 7.4 Device Functional Modes

#### 7.4.1 Operating Modes

The device has two main operating modes; normal mode and silent mode. Operating mode selection is made by applying a high or low level to the S pin.

S	Device Mode	Receiver	RXD Pin							
High	Silent mode	Disabled	Enabled	Mirrors bus state						
Low	Normal Mode	Enabled	Enabled	MITO'S DUS STATE						

#### Table 7-4. Operating Modes

#### 7.4.2 Normal Mode

This is the normal operating mode of the device. The CAN driver and receiver are fully operational and CAN communication is bi-directional. The driver is translating a digital input on the TXD input to a differential output on the CANH and CANL bus pins. The receiver is translating the differential signal from CANH and CANL to a digital output on the RXD output.

#### 7.4.3 Silent Mode

In silent mode, the CAN driver is disabled and the high-speed CAN receiver is enabled. CAN communication is unidirectional into the device where the receiver is translating the differential signal from CANH and CANL to a digital output on RXD. The power consumption of the TCAN857(V)-Q1 is reduced in silent mode due to the CAN driver being disabled.

#### 7.4.4 Driver and Receiver Function

The digital input and output levels for the device are CMOS levels with respect to either V<sub>CC</sub> or V<sub>IO</sub>.

Table 7-5. Driver Function Table									
Device Mode	TXD Input <sup>(1)</sup>	Bus Or	Driven Bus State <sup>(2)</sup>						
		CANH	CANL	Driven Dus State					
Normal	Low	High	Low	Dominant					
Normai	High or open	High impedance	High impedance	Biased recessive					
Silent	Х	High impedance	High impedance	Biased recessive					

#### (1) X = irrelevant

(2) For bus state see Figure 7-1

#### Table 7-6. Receiver Function Table Normal and Silent Mode

Device Mode	CAN Differential Inputs V <sub>ID</sub> = V <sub>CANH</sub> – V <sub>CANL</sub>	Bus State	RXD Pin
	V <sub>ID</sub> ≥ 0.9V	Dominant	Low
Normal or Silent	0.5V < V <sub>ID</sub> < 0.9V	Undefined	Undefined
	V <sub>ID</sub> ≤ 0.5V	Recessive	High
Any	Open (V <sub>ID</sub> ≈ 0V)	Open	High



### **8 Application Information Disclaimer**

#### Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

#### 8.1 Application Information

#### **8.2 Typical Application**

Figure 8-1 shows a typical configuration for 5V system using the device. The bus termination is shown for illustrative purposes.




Figure 8-1. Transceiver Application Using 5V I/O Connections



#### 8.2.1 Design Requirements

#### 8.2.1.1 CAN Termination

Termination may be a single  $120\Omega$  resistor at each end of the bus, either on the cable or in a terminating node. If filtering and stabilization of the common-mode voltage of the bus is desired then split termination may be used, see Figure 8-2. Split termination improves the electromagnetic emissions behavior of the network by filtering higher-frequency common-mode noise that may be present on the differential signal lines.




Figure 8-2. CAN Bus Termination Concepts

#### 8.2.2 Detailed Design Procedures

#### 8.2.2.1 Bus Loading, Length and Number of Nodes

A typical CAN application may have a maximum bus length of 40 meters and maximum stub length of 0.3 meters. However, with careful design, users can have longer cables, longer stub lengths, and many more nodes to a bus. A high number of nodes requires a transceiver with high input impedance such as the TCAN857(V)-Q1.

Many CAN organizations and standards have scaled the use of CAN for applications outside the original ISO 11898-2 standard. They made system level trade off decisions for data rate, cable length, and parasitic loading of the bus. Examples of these CAN systems level specifications are ARINC 825, CANopen, DeviceNet, SAE J2284, SAE J1939, and NMEA 2000.

A CAN network system design is a series of tradeoffs. In the ISO 11898-2:2024 specification the driver differential output is specified with a bus load that can range from  $50\Omega$  to  $65\Omega$  where the differential output must be greater than 1.5V. The TCAN857(V)-Q1 family is specified to meet the 1.5V requirement down to  $50\Omega$  and is specified to meet 1.4V differential output at  $45\Omega$  bus load. The differential input resistance of the transceiver is a minimum of  $40k\Omega$ . If 100 transceivers are in parallel on a bus, this is equivalent to a  $400\Omega$  differential load in parallel with the nominal  $60\Omega$  bus termination which gives a total bus load of approximately  $52\Omega$ . Therefore, the TCAN857(V)-Q1 family theoretically supports over 100 transceivers on a single bus segment. However, for a CAN network design margin must be given for signal loss across the system and cabling, parasitic loadings, timing, network imbalances, ground offsets and signal integrity; thus, a practical maximum number of nodes is often lower. Bus length may also be extended beyond 40 meters by careful system design and data rate tradeoffs. For example, CANopen network design guidelines allow the network to be up to 1km with changes in the termination resistance, cabling, less than 64 nodes and significantly lowered data rate.

This flexibility in CAN network design is one of the key strengths of the various extensions and additional standards that have been built on the original ISO 11898-2 CAN standard. However, when using this flexibility the CAN network system designer must take the responsibility of good network design for a robust network operation.



#### TCAN857-Q1 SLLSFX4A – FEBRUARY 2025 – REVISED FEBRUARY 2025




Figure 8-3. Typical CAN Bus



#### 8.2.3 System Examples

Figure 8-4 shows a typical configuration for 3.3V or 5V systems using the TCAN857(V)-Q1. The bus termination is shown for illustrative purposes.




Figure 8-4. Typical Transceiver Application Using 3.3V IO Connections

#### 8.2.4 Application Curve




Figure 8-5.  $V_{OD(DOM)}$  vs  $V_{CC}$ 

#### 8.3 Power Supply Recommendations

The TCAN857(V)-Q1 transceiver is designed to operate with a main V<sub>CC</sub> input voltage supply range between 4.75V and 5.25V. The TCAN857(V)-Q1 implements an I/O level shifting supply input, V<sub>IO</sub>, designed for a range between 3V and 5.25V. Both supply inputs must be well regulated. A decoupling capacitance, typically 100nF, is placed near the CAN transceiver main V<sub>CC</sub> supply pin in addition to bypass capacitors. A decoupling capacitor, typically 100nF, is placed near the CAN transceiver V<sub>IO</sub> supply pin in addition to bypass capacitors.



#### 8.4 Layout

Robust and reliable CAN node design may require special layout techniques depending on the application and automotive design requirements. Since transient disturbances have high frequency content and a wide bandwidth, high-frequency layout techniques can be applied during PCB design.

#### 8.4.1 Layout Guidelines

- Place the protection and filtering circuitry close to the bus connector, J1, to prevent transients, ESD, and noise from propagating onto the board. This layout example shows a optional transient voltage suppression (TVS) diode, D1, which may be implemented if the system-level requirements exceed the specified rating of the transceiver. This example also shows optional bus filter 0.1µF capacitors C4 and C5.
- Design the bus protection components in the direction of the signal path. Do not force the transient current to divert from the signal path to reach the protection device.
- Decoupling 0.1µF capacitors is placed as close as possible to the supply pins V<sub>CC</sub> and V<sub>IO</sub> of transceiver.
- Use at least two vias for supply and ground connections of bypass capacitors and protection devices to minimize trace and via inductance.

#### Note

High frequency current follows the path of least impedance and not the path of least resistance.

This layout example shows how split termination could be implemented on the CAN node. The termination
is split into two 60Ω resistors, R4 and R5, with the center or split tap of the termination connected to ground
via a 1nF - 100nF capacitor C3. Split termination provides common-mode filtering for the bus. See CAN
Termination, CAN Bus Short Circuit Current Limiting, and Equation 2 for information on termination concepts
and power ratings needed for the termination resistor(s).

#### 8.4.2 Layout Example




Figure 8-6. Layout Example



### 9 Device and Documentation Support

#### 9.1 Documentation Support

#### 9.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Notifications* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

#### 9.3 Support Resources

TI E2E<sup>™</sup> support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

#### 9.4 Trademarks

TI E2E<sup>™</sup> is a trademark of Texas Instruments. All trademarks are the property of their respective owners.

#### 9.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

#### 9.6 Glossary

TI Glossary This glossary lists and explains terms, acronyms, and definitions.

#### 10 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Ch	anges from Revision * (February 2025) to Revision A (February 2025)	Page
•	Initial public release	1
	Updated Typical Characteristics plots	
•	Updated Application Curve plots	22

### 11 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



### PACKAGING INFORMATION

Orderable Device	Status	Package Type	•	Pins	Package	Eco Plan	Lead finish/	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	Ball material	(3)		(4/5)	
							(6)				
TCAN857DDFRQ1	ACTIVE	SOT-23-THIN	DDF	8	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 150	T857	Samples
TCAN857DRBRQ1	ACTIVE	SON	DRB	8	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 150	T857	Samples
TCAN857DRQ1	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 150	T857	Samples
TCAN857VDDFRQ1	ACTIVE	SOT-23-THIN	DDF	8	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 150	T857V	Samples
TCAN857VDRBRQ1	ACTIVE	SON	DRB	8	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 150	T857V	Samples
TCAN857VDRQ1	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 150	T857V	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

<sup>(6)</sup> Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.



www.ti.com

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



Texas

STRUMENTS

### TAPE AND REEL INFORMATION





#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TCAN857DDFRQ1	SOT-23- THIN	DDF	8	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TCAN857DRBRQ1	SON	DRB	8	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q1
TCAN857DRQ1	SOIC	D	8	2500	330.0	12.5	6.4	5.2	2.1	8.0	12.0	Q1
TCAN857VDDFRQ1	SOT-23- THIN	DDF	8	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TCAN857VDRBRQ1	SON	DRB	8	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q1
TCAN857VDRQ1	SOIC	D	8	2500	330.0	12.5	6.4	5.2	2.1	8.0	12.0	Q1



www.ti.com

# PACKAGE MATERIALS INFORMATION

21-Feb-2025



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TCAN857DDFRQ1	SOT-23-THIN	DDF	8	3000	210.0	185.0	35.0
TCAN857DRBRQ1	SON	DRB	8	3000	367.0	367.0	35.0
TCAN857DRQ1	SOIC	D	8	2500	340.5	338.1	20.6
TCAN857VDDFRQ1	SOT-23-THIN	DDF	8	3000	210.0	185.0	35.0
TCAN857VDRBRQ1	SON	DRB	8	3000	367.0	367.0	35.0
TCAN857VDRQ1	SOIC	D	8	2500	340.5	338.1	20.6

# **GENERIC PACKAGE VIEW**

# VSON - 1 mm max height PLASTIC SMALL OUTLINE - NO LEAD



Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.

4203482/L




# DRB0008J

# **PACKAGE OUTLINE**

# VSON - 1 mm max height

PLASTIC QUAD FLAT PACK- NO LEAD



- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for optimal thermal and mechanical performance.




# DRB0008J

# **EXAMPLE BOARD LAYOUT**

# VSON - 1 mm max height

PLASTIC QUAD FLAT PACK- NO LEAD



NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- 5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.




# DRB0008J

# **EXAMPLE STENCIL DESIGN**

# VSON - 1 mm max height

PLASTIC QUAD FLAT PACK- NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



# **DDF0008A**



# **PACKAGE OUTLINE**

# SOT-23-THIN - 1.1 mm max height

PLASTIC SMALL OUTLINE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.



# **DDF0008A**

# **EXAMPLE BOARD LAYOUT**

# SOT-23-THIN - 1.1 mm max height

PLASTIC SMALL OUTLINE



4. Publication IPC-7351 may have alternate designs.

5. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



# **DDF0008A**

# **EXAMPLE STENCIL DESIGN**

# SOT-23-THIN - 1.1 mm max height

PLASTIC SMALL OUTLINE



<sup>6.</sup> Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



<sup>7.</sup> Board assembly site may have different recommendations for stencil design.

# D0008A



# **PACKAGE OUTLINE**

### SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



#### NOTES:

1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.

- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
- 4. This dimension does not include interlead flash.
- 5. Reference JEDEC registration MS-012, variation AA.



# D0008A

# **EXAMPLE BOARD LAYOUT**

# SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



# D0008A

# **EXAMPLE STENCIL DESIGN**

# SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

9. Board assembly site may have different recommendations for stencil design.



### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025, Texas Instruments Incorporated