

TLV700xx-Q1 Automotive, 200mA, Low-I<sub>Q</sub>, Low-Dropout Regulator (LDO) for Portable Devices

# 1 Features

- AEC-Q100 gualified for automotive applications:
  - Temperature grade 1: –40°C to 125°C, T<sub>A</sub>
  - Device HBM ESD classification level H2
  - Device CDM ESD classification level C4B
- 2% accuracy
- Low In: 31µA
- Fixed output voltage combination possible from 1.9V to 4.8V
- High PSRR: 68dB at 1kHz
- Stable with effective capacitance of 0.1µF •
- Thermal shutdown and overcurrent protection ٠
- Latch-up performance meets 100mA per AEC-Q100, level I
- Available in SOT-23-5 and SC70 packages

# 2 Applications

- Automotive camera modules •
- Image sensor power
- Microprocessor rails
- Automotive infotainment head units
- Automotive body electronics

# **3 Description**

The TLV700xx-Q1 family of low-dropout (LDO) linear regulators are low-quiescent-current devices with excellent line and load transient performance. These LDOs are designed for power-sensitive applications. A precision band-gap and error amplifier provides overall 2% accuracy. Low output noise, very high power-supply rejection ratio (PSRR), and low dropout voltage make this series of devices designed for for most battery-operated handheld equipment. All device versions have thermal shutdown and current limit for safety.


Furthermore, these devices are stable with an effective output capacitance of only 0.1µF. This feature enables the use of cost-effective capacitors that have higher bias voltages and temperature derating. The devices regulate to specified accuracy with no output load.

The TLV700xx-Q1 LDOs are available in SOT-23-5 and SC70 packages.

Package information				
PART NUMBER PACKAGE <sup>(1)</sup> PACKAGE SIZE <sup>(2)</sup>				
TLV700xx-Q1	DCK (SC70, 5)	2mm × 2.1mm		
	DDC (SOT, 5)	2.9mm × 2.8mm		

(1) For more information, see the Mechanical, Packaging, and Orderable Information.

(2)The package size (length × width) is a nominal value and includes pins, where applicable.








# **Table of Contents**

1 Features	1
2 Applications	1
3 Description	1
4 Pin Configuration and Functions	3
5 Specifications	4
5.1 Absolute Maximum Ratings	4
5.2 ESD Ratings	4
5.3 Recommended Operating Conditions	4
5.4 Thermal Information	4
5.5 Electrical Characteristics	<mark>5</mark>
5.6 Typical Characteristics	6
6 Detailed Description	10
6.1 Overview	
6.2 Functional Block Diagram	
6.3 Feature Description.	10
6.4 Device Functional Modes	

7 Application and Implementation	. 12
7.1 Application Information	
7.2 Typical Application	
7.3 Power Supply Recommendations	
7.4 Layout	. 15
8 Device and Documentation Support	
8.1 Device Support	
8.2 Documentation Support	
8.3 Receiving Notification of Documentation Updates	
8.4 Support Resources	. 16
8.5 Trademarks	
8.6 Electrostatic Discharge Caution	
8.7 Glossary	
9 Revision History	. 16
10 Mechanical, Packaging, and Orderable	
Information	. 17



# **4** Pin Configuration and Functions



# Figure 4-1. DDC and DCK Packages, 5-Pin SOT (Top View)

#### Table 4-1. Pin Functions

	PIN			
NAM E	SC70	SOT	I/O	DESCRIPTION
EN	3	3	I	Enable pin. Driving EN over 0.9V turns on the regulator. Driving EN below 0.4V puts the regulator into shutdown mode and reduces operating current to $1\mu$ A, nominal.
GND	2	2	_	Ground pin
IN	1	1	I	Input pin. A small $1\mu$ F ceramic capacitor is recommended from this pin to ground to provide stability and good transient performance. See the <i>Input and Output Capacitor Requirements</i> section for more details.
NC	4	4	—	No connection. This pin can be tied to ground to improve thermal dissipation.
OUT	5	5	0	Regulated output voltage pin. A small 1µF ceramic capacitor is needed from this pin to ground to provide stability. See the <i>Input and Output Capacitor Requirements</i> section for more details.



# **5** Specifications

### 5.1 Absolute Maximum Ratings

at  $T_A = -40^{\circ}$ C to +125°C (unless otherwise noted); all voltages are with respect to GND<sup>(1)</sup>

		MIN	MAX	UNIT
V <sub>IN</sub>	Input voltage	-0.3	6	V
V <sub>EN</sub>	Enable voltage	-0.3	V <sub>IN</sub> + 0.3	V
V <sub>OUT</sub>	Output voltage	-0.3	6	V
I <sub>OUT</sub>	Maximum output current	Interna	lly limited	
	Output short-circuit duration	Inde	efinite	
T <sub>A</sub>	Operating ambient temperature	-40	150	°C
TJ	Operating junction temperature	-40	150	°C
T <sub>stg</sub>	Storage temperature	-55	150	°C

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

### 5.2 ESD Ratings

			VALUE	UNIT
		Human-body model (HBM), per AEC Q100-002 <sup>(1)</sup>	±2000	V
V <sub>(ESD)</sub>	Electrostatic discharge	Charged-device model (CDM), per AEC Q100-011	±750	v

(1) AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

### **5.3 Recommended Operating Conditions**

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
V <sub>IN</sub>	Input voltage	2		5.5	V
V <sub>EN</sub>	Enable voltage	0		5.5	V
I <sub>OUT</sub>	Output current		200		mA
C <sub>IN</sub>	Input capacitor	0	1		μF
C <sub>OUT</sub>	Output capacitor	0.22	1		μF
T <sub>A</sub>	Operating ambient temperature	-40		125	°C

#### **5.4 Thermal Information**

		TLV700xx-Q1	
	THERMAL METRIC <sup>(1)</sup>	DDC (SOT)	UNIT
		5 PINS	
R <sub>0JA</sub>	Junction-to-ambient thermal resistance	262.8	°C/W
R <sub>0JC(top)</sub>	Junction-to-case (top) thermal resistance	68.2	°C/W
R <sub>θJB</sub>	Junction-to-board thermal resistance	81.6	°C/W
Ψ <sub>JT</sub>	Junction-to-top characterization parameter	1.1	°C/W
ΨЈВ	Junction-to-board characterization parameter	80.9	°C/W
R <sub>0JC(bot)</sub>	Junction-to-case (bottom) thermal resistance	n/a	°C/W

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application note.



## 5.5 Electrical Characteristics

at  $T_A = -40^{\circ}$ C to +125°C,  $V_{IN} = V_{OUT(TYP)} + 0.3V$  or 2V (whichever is greater),  $I_{OUT} = 10$ mA,  $V_{EN} = V_{IN}$ , and  $C_{OUT} = 1\mu$ F (unless otherwise noted); typical values are at  $T_A = 25^{\circ}$ C


	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V <sub>IN</sub>	Input voltage range		2		5.5	V
V <sub>OUT</sub>	DC output accuracy	$-40^{\circ}C \le T_A \le +125^{\circ}C, V_{OUT} \ge 1V$	-2%		2%	
ΔV <sub>O</sub> /ΔV <sub>IN</sub>	Line regulation	$V_{OUT(NOM)}$ + 0.5V $\leq$ V <sub>IN</sub> $\leq$ 5.5V, I <sub>OUT</sub> = 10mA		1	5	mV
$\Delta V_O / \Delta I_{OUT}$	Load regulation	$0mA \le I_{OUT} \le 200mA$			15	mV
V <sub>DO</sub>	Dropout voltage <sup>(1)</sup>	$V_{IN} = 0.98 \times V_{OUT(NOM)}, I_{OUT} = 200 \text{mA}$		175	250	mV
I <sub>CL</sub>	Output current limit	$V_{OUT} = 0.9 \times V_{OUT(NOM)}$	220	350	860	mA
1	Cround nin ourront	I <sub>OUT</sub> = 0mA		31	55	
IGND	Ground pin current	I <sub>OUT</sub> = 200mA, V <sub>IN</sub> = V <sub>OUT</sub> + 0.5V		270		μA
I <sub>SHDN</sub>	Ground pin current (shutdown)	$V_{EN} \le 0.4V, 2.0V \le V_{IN} \le 4.5V$		1	2.5	μA
PSRR	Power-supply rejection ratio	$V_{IN}$ = 2.3V, $V_{OUT}$ = 1.8V, $I_{OUT}$ = 10mA, f = 1kHz		68		dB
V <sub>N</sub>	Output noise voltage	BW = 100Hz to 100kHz, V <sub>IN</sub> = 2.3V, V <sub>OUT</sub> = 1.8V, I <sub>OUT</sub> = 10mA		48		μV <sub>RMS</sub>
t <sub>STR</sub>	Startup time <sup>(2)</sup>	$C_{OUT} = 1\mu$ F, $I_{OUT} = 200$ mA		100		μs
V <sub>EN(HI)</sub>	Enable pin high (enabled)		0.9		V <sub>IN</sub>	V
V <sub>EN(LO)</sub>	Enable pin low (disabled)		0		0.4	V
I <sub>EN</sub>	Enable pin current	V <sub>EN</sub> = 5.5V , I <sub>OUT</sub> = 10μA		0.04	0.5	μA
UVLO	Undervoltage lockout	V <sub>IN</sub> rising		1.9		V
т	Thermal shutdown temperature	Shutdown, temperature increasing		160		°C
T <sub>SD</sub>		Reset, temperature decreasing		140		
T <sub>A</sub>	Operating ambient temperature		-40		125	°C

(1)

 $V_{DO}$  is measured for devices with  $V_{OUT(NOM)} \ge 2.35V$ . Startup time = time from EN assertion to 0.98 ×  $V_{OUT(NOM)}$ . (2)




# **5.6 Typical Characteristics**






## 5.6 Typical Characteristics (continued)






# 5.6 Typical Characteristics (continued)





# 5.6 Typical Characteristics (continued)






# 6 Detailed Description

### 6.1 Overview

The TLV700xx-Q1 low-dropout (LDO) linear regulators are low-quiescent-current devices with excellent line and load transient performance. These LDOs are designed for power-sensitive applications. A precision band-gap and error amplifier provides overall 2% accuracy together with low output noise, very high power-supply rejection ratio (PSRR), and low dropout voltage.

### 6.2 Functional Block Diagram



### 6.3 Feature Description

### 6.3.1 Internal Current Limit

The TLV700xx-Q1 internal current limit helps protect the regulator during fault conditions. During current limit, the output sources a fixed amount of current that is largely independent of the output voltage. In such a case, the output voltage is not regulated, and is  $V_{OUT} = I_{LIMIT} \times R_{LOAD}$ . The PMOS pass transistor dissipates ( $V_{IN} - V_{OUT}$ ) ×  $I_{LIMIT}$  until thermal shutdown is triggered and the device turns off. When the TLV700xx-Q1 cools down, the device is turned on by the internal thermal-shutdown circuit. If the fault condition continues, the device cycles between current limit and thermal shutdown; see the *Thermal Protection* section for more details.

The PMOS pass transistor in the TLV700xx-Q1 has a built-in body diode that conducts current when the voltage at OUT exceeds the voltage at IN. This current is not limited, so if extended reverse voltage operation is anticipated, external limiting to 5% of the rated output current is recommended.

#### 6.3.2 Shutdown

The enable pin (EN) is active high and is compatible with standard and low-voltage transistor-transistor logic, complementary metal oxide semiconductor (TTL-CMOS) levels. When shutdown capability is not required, EN can be connected to the IN pin.

#### 6.3.3 Dropout Voltage

The TLV700xx-Q1 uses a PMOS pass transistor to achieve low dropout. When  $(V_{IN} - V_{OUT})$  is less than the dropout voltage  $(V_{DO})$ , the PMOS pass device is in the linear region of operation and the input-to-output



resistance is the  $r_{DS(on)}$  of the PMOS pass element.  $V_{DO}$  scales approximately with output current because the PMOS device behaves as a resistor in dropout.

As with any linear regulator, PSRR and transient response are degraded when  $(V_{IN} - V_{OUT})$  approaches dropout. This effect is illustrated in Figure 5-13 in the *Typical Characteristics* section.

#### 6.3.4 Undervoltage Lockout (UVLO)

The TLV700xx-Q1 uses an undervoltage lockout circuit to keep the output shut off until the internal circuitry is operating properly.

#### 6.4 Device Functional Modes

#### 6.4.1 Operation with V<sub>IN</sub> Less Than 2V

The TLV700xx-Q1 family of devices operates with input voltages above 2V. The typical UVLO voltage is 1.9V and the device operates at an input voltage above 2V. When the input voltage falls below the UVLO voltage, the device is shutdown.

#### 6.4.2 Operation with V<sub>IN</sub> Greater Than 2V

When  $V_{IN}$  is greater than 2V, if the input voltage is higher than the desired output voltage plus dropout voltage, the output voltage is equal to the desired value. Otherwise, the output voltage is  $V_{IN}$  minus the dropout voltage.



# 7 Application and Implementation

#### Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

### 7.1 Application Information

The TLV700xx-Q1 devices belong to a family of next-generation-value LDO regulators. The devices consume low quiescent current and deliver excellent line and load transient performance. These characteristics, combined with low noise snd very good PSRR with little ( $V_{IN} - V_{OUT}$ ) headroom, make this device family designed for for RF portable applications. This family of regulators offers sub-band-gap output voltages down to 0.7V, current limit, and thermal protection, and is specified from -40°C to +125°C.

#### 7.1.1 Input and Output Capacitor Requirements

Ceramic, 1.0µF, X5R- and X7R-type capacitors are recommended because these capacitors have minimal variation in value and equivalent series resistance (ESR) over temperature.

However, the TLV700xx-Q1 devices are designed to be stable with an effective capacitance of  $0.1\mu$ F or larger at the output. Thus, these devices are stable with capacitors of other dielectric types as well, as long as the effective capacitance under operating bias voltage and temperature is greater than  $0.1\mu$ F. This effective capacitance refers to the capacitance under the operating bias voltage and temperature conditions; that is, the capacitance after taking both bias voltage and temperature derating into consideration. In addition to allowing the use of cheaper dielectrics, this capability of being stable with  $0.1\mu$ F effective capacitances also enables the use of smaller-footprint capacitors that have higher derating in size- and space-constrained applications.

Note that using a  $0.1\mu$ F rated capacitor at the output of the LDO does not provide stability because the effective capacitance under the specified operating conditions is less than  $0.1\mu$ F. Maximum ESR must be less than  $200m\Omega$ .

Although an input capacitor is not required for stability, good analog design practice is to connect a  $0.1\mu$ F to  $1\mu$ F, low-ESR capacitor across the IN pin and the GND pin of the regulator. This capacitor counteracts reactive input sources and improves transient response, noise rejection, and ripple rejection. A higher-value capacitor may be necessary if large, fast, rise-time load transients are anticipated, or if the device is not located close to the power source. If source impedance is more than  $2\Omega$ , a  $0.1\mu$ F input capacitor may be necessary to provide stability.

#### 7.1.2 Transient Response

As with any regulator, increasing the size of the output capacitor reduces over- and undershoot magnitude but increases the duration of the transient response.

#### 7.1.3 Thermal Protection

Thermal protection disables the output when the junction temperature rises to approximately 160°C, allowing the device to cool. When the junction temperature cools to approximately 140°C, the output circuitry is again enabled. Depending on power dissipation, thermal resistance, and ambient temperature, the thermal protection circuit can cycle on and off. This cycling limits the dissipation of the regulator, protecting the regulator from damage as a result of overheating.

Any tendency to activate the thermal protection circuit indicates excessive power dissipation or an inadequate heatsink. For reliable operation, limit junction temperature to 125°C (maximum). To estimate the margin of safety in a complete design (including heatsink), increase the ambient temperature until the thermal protection is triggered; use worst-case loads and signal conditions. For good reliability, thermal protection must trigger at least 35°C above the maximum expected ambient condition of the particular application. This configuration produces a worst-case junction temperature of 125°C at the highest-expected ambient temperature and worst-case load.



The internal protection circuitry of the TLV700xx-Q1 is designed to protect against overload conditions. This circuitry is not intended to replace proper heatsinking. Continuously running the TLV700xx-Q1 into thermal shutdown degrades device reliability.

### 7.2 Typical Application

The TLV700xx-Q1 devices are 200mA, low quiescent current, low-noise, high-PSRR, fast start-up LDO linear regulators with excellent line and load transient response. The *TLV700xxEVM-503* user's guideevaluation module (EVM) helps designers evaluate the operation and performance of the TLV700xx-Q1 family.

Figure 7-1 shows a typical application for the TLV700xx-Q1 device.




Figure 7-1. TLV700xx-Q1 Typical Application

#### 7.2.1 Design Requirements

 Table 7-1 shows example design parameters and values for this typical application.

Table 7-1	Design	Parameters
-----------	--------	------------

PARAMETER	VALUE
Input voltage range	2V to 5.5V
Output voltage	2.2V, 2.8V, 3.2V
Output current rating	200mA
Effective output capacitor range	> 0.1µF
Maximum output capacitor ESR range	< 200mΩ

#### 7.2.2 Detailed Design Procedure

#### 7.2.2.1 Input Capacitance

Although not required for stability, connecting a 0.1µF to 1µF low-ESR capacitor across the IN pin and GND pin the regulator is good analog design practice.

#### 7.2.2.2 Output Capacitance

Effect capacitance of  $0.1\mu$ F or larger is required to provide stable operation. The maximum ESR must be less than  $200m\Omega$ .

# 7.2.2.3 Thermal Calculation

Equation 1 shows the thermal calculation.

$$\mathsf{P}_{\mathsf{D}} = \mathsf{I}_{\mathsf{OUT}} \times (\mathsf{V}_{\mathsf{IN}} - \mathsf{V}_{\mathsf{OUT}}) + \mathsf{I}_{\mathsf{Q}} \times \mathsf{V}_{\mathsf{IN}}$$

where:

- P<sub>D</sub> = Continuous power dissipation
- I<sub>OUT</sub> = Output current
- V<sub>IN</sub> = Input voltage
- V<sub>OUT</sub> = Output voltage
- Because  $I_Q \ll I_{OUT}$ , the term  $I_Q \times V_{IN}$  is always ignored

For a device under operation at a given ambient air temperature ( $T_A$ ), use Equation 2 to calculate the junction temperature ( $T_J$ ).

$$T_{\rm J} = T_{\rm A} + (R_{\rm \theta JA} \times P_{\rm D})$$
<sup>(2)</sup>

where:

14

•  $Z_{\theta,JA}$  = Junction-to-ambient air thermal impedance


Use Equation 3 to calculate the rise in junction temperature because of power dissipation.

$$\Delta T = T_{J} - T_{A} = (R_{\theta JA} \times P_{D})$$
(3)

For a given maximum junction temperature ( $T_{Jmax}$ ), use Equation 4 to calculate the maximum ambient air temperature ( $T_{Amax}$ ) at which the device can operate.

$$T_{A \max} = T_{J\max} - (R_{\theta JA} \times P_D)$$
<sup>(4)</sup>

7.2.3 Application Curve




# **7.3 Power Supply Recommendations** The device is designed to operate from an input-voltage supply range b

The device is designed to operate from an input-voltage supply range between 2V and 5.5V. This input supply must be well regulated. If the input supply is located more than a few inches from the TPS7B69xx-Q1 device, a capacitor with a value of  $0.1\mu$ F and a ceramic bypass capacitor are recommended to be added at the input.



(1)





# 7.4 Layout

#### 7.4.1 Layout Guidelines

When laying out the board for the TLV700xx-Q1, the board is recommended to be designed with separate ground planes for  $V_{IN}$  and  $V_{OUT}$  that are only connected at the GND pin of the device, as shown in Figure 7-3. Also, the ground connection for the bypass capacitor must be connected directly to the GND pin of the device. Improve the PSRR performance of the TLV700xx-Q1 by following these layout guidelines.

#### 7.4.2 Board Layout Recommendations to Improve PSRR and Noise Performance

Place input and output capacitors as close to the device pins as possible. To improve ac performance (such as PSRR, output noise, and transient response), the board is recommended to be designed with separate ground planes for  $V_{IN}$  and  $V_{OUT}$ , with the ground plane connected only at the GND pin of the device. In addition, connect the ground connection for the output capacitor directly to the GND pin of the device. High-ESR capacitors can degrade PSRR performance.

#### 7.4.3 Layout Example




Figure 7-3. TLV700xx-Q1 Layout Example



# 8 Device and Documentation Support

#### 8.1 Device Support

#### 8.1.1 Device Nomenclature

Table 8-1. Device Nomenclature		
PRODUCT <sup>(1)</sup> DESCRIPTION		
	<b>xx</b> is the nominal output voltage (for example, 28 = 2.8V).	
TLV700 <b>xxQyyyzQ1</b>	<b>Q</b> indicates that this device is a grade-1 device in accordance with the AEC-Q100 standard.	
	<b>yyy</b> is the package designator.	
	z is the tape and reel quantity (R = 3000, T = 250).	
	Q1 indicates that this device is an automotive grade (AEC-Q100) device.	

(1) For the most current package and ordering information see the Package Option Addendum at the end of this document, or see the device product folder at www.ti.com.

#### 8.2 Documentation Support

#### 8.2.1 Related Documentation

For related documentation see the following:

Texas Instruments, TLV700xxEVM-503 user's guide

#### 8.3 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Notifications* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

#### 8.4 Support Resources

TI E2E<sup>™</sup> support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

#### 8.5 Trademarks

TI E2E<sup>™</sup> is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

#### 8.6 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

#### 8.7 Glossary

TI Glossary This glossary lists and explains terms, acronyms, and definitions.

### **9 Revision History**

С	Changes from Revision C (June 2018) to Revision D (January 2025) Page						
•	Updated the numbering format for tables, figures, and cross-references throughout the document	1					
•	Added Device Nomenclature table	16					



С	hanges from Revision B (October 2016) to Revision C (June 2018)	Page
•	Added DCK (SC70) package to document; note that TLV70025-Q1 and TLV70033-Q1 were previously I in SLVSA61	
•	Changed <i>Fixed Output Voltages</i> bullet to <i>Fixed Output Voltage Combination</i> in <i>Features</i> section Changed last paragraph of Description section to include the SC70 package	1 1
•	Added SC70 row to <i>Device Information</i> table	4
	Changed T <sub>J</sub> parameter to T <sub>A</sub> in <i>Recommended Operating Conditions</i> table and changed <i>junction</i> to <i>ami</i> in parameter name Added <i>TLV70033-Q1 PSRR Ratio</i> figure	4

# 10 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



### PACKAGING INFORMATION

Orderable Device	Status	Package Type		Pins	-	Eco Plan	Lead finish/	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	Ball material	(3)		(4/5)	
TLV70025QDDCRQ1	ACTIVE	SOT-23-THIN	DDC	5	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	QVC	Samples
TLV70028QDDCRQ1	ACTIVE	SOT-23-THIN	DDC	5	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	SJU	Samples
TLV70032QDDCRQ1	ACTIVE	SOT-23-THIN	DDC	5	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	SKA	Samples
TLV70033QDDCRQ1	ACTIVE	SOT-23-THIN	DDC	5	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	OFL	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

<sup>(6)</sup> Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and



www.ti.com

continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.




Texas


STRUMENTS

# TAPE AND REEL INFORMATION





#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TLV70025QDDCRQ1	SOT-23- THIN	DDC	5	3000	179.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TLV70028QDDCRQ1	SOT-23- THIN	DDC	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TLV70032QDDCRQ1	SOT-23- THIN	DDC	5	3000	179.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TLV70033QDDCRQ1	SOT-23- THIN	DDC	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3



www.ti.com

# PACKAGE MATERIALS INFORMATION

29-Oct-2024



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TLV70025QDDCRQ1	SOT-23-THIN	DDC	5	3000	213.0	191.0	35.0
TLV70028QDDCRQ1	SOT-23-THIN	DDC	5	3000	213.0	191.0	35.0
TLV70032QDDCRQ1	SOT-23-THIN	DDC	5	3000	213.0	191.0	35.0
TLV70033QDDCRQ1	SOT-23-THIN	DDC	5	3000	213.0	191.0	35.0


# **DDC0005A**



# **PACKAGE OUTLINE**

# SOT-23 - 1.1 max height

SMALL OUTLINE TRANSISTOR



NOTES:

- All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
   This drawing is subject to change without notice.
   Reference JEDEC MO-193.

- 4. Support pin may differ or may not be present.




# DDC0005A

# **EXAMPLE BOARD LAYOUT**

# SOT-23 - 1.1 max height

SMALL OUTLINE TRANSISTOR



NOTES: (continued)

4. Publication IPC-7351 may have alternate designs.

5. Solder mask tolerances between and around signal pads can vary based on board fabrication site.




# **DDC0005A**

# **EXAMPLE STENCIL DESIGN**

# SOT-23 - 1.1 max height

SMALL OUTLINE TRANSISTOR



NOTES: (continued)



<sup>6.</sup> Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations. 7. Board assembly site may have different recommendations for stencil design.

## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025, Texas Instruments Incorporated