


TLV910x 16-V, 1-MHz, Rail-to-Rail Input/Output, Low Power Op Amp

1 Features

- Rail-to-rail input and output
- Wide bandwidth: 1.1-MHz GBW
- Low quiescent current: 120 μ A per amplifier
- Low offset voltage: ± 300 μ V
- Low offset voltage drift: ± 0.6 μ V/ $^{\circ}$ C
- Low noise: 28 nV/ $\sqrt{\text{Hz}}$ at 10 kHz
- High common-mode rejection: 110 dB
- Low bias current: ± 10 pA
- High slew rate: 4.5 V/ μ s
- Wide supply: ± 1.35 V to ± 8 V, 2.7 V to 16 V
- Robust EMIRR performance: 77 dB at 1.8 GHz

2 Applications

- [Optical modules](#)
- [Portable test and measurement](#)
- [Macro remote radio unit \(RRU\)](#)
- [Baseband unit \(BBU\)](#)
- [Appliances](#)



$$\frac{V_{\text{OUT}}}{V_{\text{IN}}} = \left(1 + \frac{R_F}{R_G}\right) \left(\frac{1}{1 + sR_1 C_1}\right)$$

TLV910x in a Single-Pole, Low-Pass Filter

3 Description

The TLV910x family (TLV9101, TLV9102, and TLV9104) is a family of 16-V general purpose operational amplifiers. This family offers excellent DC precision and AC performance, including rail-to-rail input/output, low offset (± 300 μ V, typ), low offset drift (± 0.6 μ V/ $^{\circ}$ C, typ), and 1.1-MHz bandwidth.

Wide differential and common-mode input-voltage range, high output current (± 80 mA, typ), high slew rate (4.5 V/ μ s, typ), low power operation (115 μ A, typ) and shutdown functionality make the TLV910x a robust, low-power, high-performance operational amplifier for industrial applications.

The TLV910x family of op amps is available in *micro*-size packages, as well as standard packages, and is specified from -40° C to 125° C.

Device Information

PART NUMBER ⁽¹⁾	PACKAGE	BODY SIZE (NOM)
TLV9101	SOT-23 (5)	2.90 mm \times 1.60 mm
	SOT-23 (6)	2.90 mm \times 1.60 mm
	SC70 (5)	2.00 mm \times 1.25 mm
	SOT-553 (5) ⁽²⁾	1.60 mm \times 1.20 mm
TLV9102	SOIC (8)	4.90 mm \times 3.90 mm
	SOT-23 (8)	2.90 mm \times 1.60 mm
	TSSOP (8)	3.00 mm \times 4.40 mm
	VSSOP (8)	3.00 mm \times 3.00 mm
	VSSOP (10)	3.00 mm \times 3.00 mm
	WSON (8)	2.00 mm \times 2.00 mm
	X2QFN (10)	1.50 mm \times 1.50 mm
TLV9104	SOIC (14)	8.65 mm \times 3.90 mm
	TSSOP (14)	5.00 mm \times 4.40 mm
	WQFN (16)	3.00 mm \times 3.00 mm
	X2QFN (14)	2.00 mm \times 2.00 mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.

(2) This package is preview only.



Table of Contents

1 Features	1	7.4 Device Functional Modes.....	31
2 Applications	1	8 Application and Implementation	32
3 Description	1	8.1 Application Information.....	32
4 Revision History	2	8.2 Typical Applications.....	32
5 Pin Configuration and Functions	4	9 Power Supply Recommendations	34
6 Specifications	10	10 Layout	34
6.1 Absolute Maximum Ratings	10	10.1 Layout Guidelines.....	34
6.2 ESD Ratings	10	10.2 Layout Example.....	34
6.3 Recommended Operating Conditions	10	11 Device and Documentation Support	37
6.4 Thermal Information for Single Channel	10	11.1 Device Support.....	37
6.5 Thermal Information for Dual Channel	11	11.2 Documentation Support.....	37
6.6 Thermal Information for Quad Channel	11	11.3 Receiving Notification of Documentation Updates..	37
6.7 Electrical Characteristics	12	11.4 Support Resources.....	37
6.8 Typical Characteristics.....	15	11.5 Trademarks.....	37
7 Detailed Description	23	11.6 Electrostatic Discharge Caution.....	37
7.1 Overview.....	23	11.7 Glossary.....	37
7.2 Functional Block Diagram.....	23	12 Mechanical, Packaging, and Orderable	
7.3 Feature Description.....	24	Information	38

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision D (June 2021) to Revision E (August 2021)	Page
• Removed preview notation from TLV9102 VSSOP (8) package from <i>Device Information</i> table.....	1
• Removed preview notation from TLV9102 VSSOP-8 (DGK) package in the <i>Pin Configuration and Functions</i> section.....	4
• Removed preview note and added thermal data for VSSOP-8 (DGK) package in <i>Thermal Information for Dual Channel</i>	11
• Added clarifying statement regarding logic low signal for SHDN pin in the <i>Shutdown</i> section	30
• Corrected statement on shutdown enable and disable times in the <i>Shutdown</i> section from 30 μ s and 3 μ s to 11 μ s and 2.5 μ s, respectively, to match the <i>Electrical Characteristics</i> section.....	30

Changes from Revision C (May 2020) to Revision D (June 2021)	Page
• Updated the numbering format for tables, figures, and cross-references throughout the document.....	1
• Removed preview notation from TLV9104 SOIC (14) package from <i>Device Information</i> table.....	1
• Removed preview notation from TLV9104 TSSOP (14) package from <i>Device Information</i> table.....	1
• Removed preview notation from TLV9102 SOT-23 (8) package from <i>Device Information</i> table.....	1
• Removed preview notation from TLV9104 WQFN (16) package from <i>Device Information</i> table.....	1
• Removed preview notation from TLV9101 DBV package (SOT-23) in the <i>Pin Configuration and Functions</i> section.....	4
• Adjusted DRL pinout in the <i>Pin Configuration and Functions</i> section.....	4
• Removed preview notation from TLV9101 DCK package (SC70) in the <i>Pin Configuration and Functions</i> section.....	4
• Removed preview notation from TLV9101S DBV package (SOT-23) in the <i>Pin Configuration and Functions</i> section.....	4
• Clarified shutdown notation in the <i>Pin Configuration and Functions</i> section.....	4
• Removed preview notation from TLV9102 DDF package (SOT-23-8) in the <i>Pin Configuration and Functions</i> section.....	4
• Removed preview notation from TLV9104 SOIC (D) and TSSOP (PW) packages in the <i>Pin Configuration and Functions</i> section.....	4
• Removed preview notation from TLV9104 X2QFN (RUC) package in the <i>Pin Configuration and Functions</i> section.....	4

• Removed preview notation from TLV9104 WQFN (RTE) package in the <i>Pin Configuration and Functions</i> section.....	4
• Removed preview notation from TLV9104S WQFN (RTE) package in the <i>Pin Configuration and Functions</i> section.....	4
• Removed Table of Graphs from the <i>Specifications</i> section.....	10
• Removed preview note from WQFN (RTE) package in thermal information for quad channel.....	11
• Removed <i>Related Links</i> section from the <i>Device and Documentation Support</i> section.....	37

Changes from Revision B (May 2020) to Revision C (May 2020)

Page

• Removed preview notation from TLV9102 VSSOP (10) package from <i>Device Information</i> table.....	1
• Removed preview notation from TLV9102 X2QFN (10) package from <i>Device Information</i> table.....	1
• Removed preview notation from TLV9102 DGS package (VSSOP) in the <i>Pin Configuration and Functions</i> section.....	4
• Removed preview notation from TLV9102 RUG package (X2QFN) in the <i>Pin Configuration and Functions</i> section.....	4

Changes from Revision A (April 2019) to Revision B (May 2020)

Page

• Changed the TLV9101 and TLV9104 device statuses from <i>Advance Information</i> to <i>Production Data</i>	1
• Removed preview notation from TLV9101 SOT-23 (5) package from <i>Device Information</i> table.....	1
• Removed preview notation from TLV9101 SOT-23 (6) package from <i>Device Information</i> table.....	1
• Removed preview notation from TLV9101 SC70 (5) package from <i>Device Information</i> table.....	1
• Removed preview notation from TLV9102 TSSOP (8) package from <i>Device Information</i> table.....	1
• Removed preview notation from TLV9102 WSON (8) package from <i>Device Information</i> table.....	1
• Removed preview notation from TLV9102 DSG package (WSON) in the <i>Pin Configuration and Functions</i> section.....	4
• Added SHUTDOWN to <i>Electrical Characteristics</i>	12
• Added <i>Packages With an Exposed Thermal Pad</i> to the <i>Feature Description</i>	30

Changes from Revision * (February 2019) to Revision A (April 2019)


Page

• Changed the TLV9102 device status from <i>Advance Information</i> to <i>Production Data</i>	1
• Removed preview notation from TLV9102 SOIC (8) package from <i>Device Information</i> table.....	1

5 Pin Configuration and Functions



**Figure 5-1. TLV9101 DBV Package
5-Pin SOT-23
Top View**




A. Package is preview only.

**Figure 5-2. TLV9101 DCK and DRL Package^(A)
5-Pin SC70 and SOT-553
Top View**

Table 5-1. Pin Functions: TLV9101

PIN			I/O	DESCRIPTION
NAME	DBV	DCK and DRL		
+IN	3	1	I	Noninverting input
-IN	4	3	I	Inverting input
OUT	1	4	O	Output
V+	5	5	—	Positive (highest) power supply
V-	2	2	—	Negative (lowest) power supply



**Figure 5-3. TLV9101S DBV Package
6-Pin SOT-23
Top View**


Table 5-2. Pin Functions: TLV9101S

PIN		I/O	DESCRIPTION
NAME	NO.		
IN+	3	I	Noninverting input
IN-	4	I	Inverting input
OUT	1	O	Output
SHDN	5	I	Shutdown: low = amplifier enabled, high = amplifier disabled. See Section 7.3.10 for more information.
V+	6	—	Positive (highest) power supply
V-	2	—	Negative (lowest) power supply



Not to scale

**Figure 5-4. TLV9102 D, DDF, DGK, and PW Package
8-Pin SOIC, SOT-23, TSSOP, and VSSOP
Top View**



Not to scale

A. Connect thermal pad to V-. See [Section 7.3.9](#) for more information.

**Figure 5-5. TLV9102 DSG Package^(A)
8-Pin WSON With Exposed Thermal Pad
Top View**

Table 5-3. Pin Functions: TLV9102

PIN		I/O	DESCRIPTION
NAME	NO.		
IN1+	3	I	Noninverting input, channel 1
IN1-	2	I	Inverting input, channel 1
IN2+	5	I	Noninverting input, channel 2
IN2-	6	I	Inverting input, channel 2
OUT1	1	O	Output, channel 1
OUT2	7	O	Output, channel 2
V+	8	—	Positive (highest) power supply
V-	4	—	Negative (lowest) power supply



Not to scale
**Figure 5-6. TLV9102S DGS Package
10-Pin VSSOP
Top View**



Not to scale
**Figure 5-7. TLV9102S RUG Package
10-Pin X2QFN
Top View**

Table 5-4. Pin Functions: TLV9102S

NAME	PIN		I/O	DESCRIPTION
	VSSOP	X2QFN		
IN1+	3	10	I	Noninverting input, channel 1
IN1–	2	9	I	Inverting input, channel 1
IN2+	7	4	I	Noninverting input, channel 2
IN2–	8	5	I	Inverting input, channel 2
OUT1	1	8	O	Output, channel 1
OUT2	9	6	O	Output, channel 2
SHDN1	5	2	I	Shutdown, channel 1: low = amplifier enabled, high = amplifier disabled. See Section 7.3.10 for more information.
SHDN2	6	3	I	Shutdown, channel 2: low = amplifier enabled, high = amplifier disabled. See Section 7.3.10 for more information.
V+	10	7	—	Positive (highest) power supply
V–	4	1	—	Negative (lowest) power supply





Figure 5-8. TLV9104 D and PW Package 14-Pin SOIC and TSSOP Top View



A. Connect thermal pad to V-. See [Section 7.3.9](#) for more information.

Figure 5-9. TLV9104 RTE Package^(A) 16-Pin WQFN With Exposed Thermal Pad Top View




Figure 5-10. TLV9104 RUC Package 14-Pin WQFN With Exposed Thermal Pad Top View

Table 5-5. Pin Functions: TLV9104

NAME	PIN			I/O	DESCRIPTION
	SOIC and TSSOP	WQFN	X2QFN		
IN1+	3	1	2	I	Noninverting input, channel 1
IN1-	2	16	1	I	Inverting input, channel 1
IN2+	5	3	4	I	Noninverting input, channel 2
IN2-	6	4	5	I	Inverting input, channel 2

Table 5-5. Pin Functions: TLV9104 (continued)

NAME	PIN			I/O	DESCRIPTION
	SOIC and TSSOP	WQFN	X2QFN		
IN3+	10	10	9	I	Noninverting input, channel 3
IN3–	9	9	8	I	Inverting input, channel 3
IN4+	12	12	11	I	Noninverting input, channel 4
IN4–	13	13	12	I	Inverting input, channel 4
NC	—	6, 7	—	—	Do not connect
OUT1	1	15	14	O	Output, channel 1
OUT2	7	5	6	O	Output, channel 2
OUT3	8	8	7	O	Output, channel 3
OUT4	14	14	13	O	Output, channel 4
V+	4	2	3	—	Positive (highest) power supply
V–	11	11	10	—	Negative (lowest) power supply



A. Connect thermal pad to V-. See [Section 7.3.9](#) for more information.

**Figure 5-11. TLV9104S RTE Package^(A)
16-Pin WQFN With Exposed Thermal Pad
Top View**

Table 5-6. Pin Functions: TLV9104S

PIN		I/O	DESCRIPTION
NAME	NO.		
IN1+	1	I	Noninverting input, channel 1
IN1-	16	I	Inverting input, channel 1
IN2+	3	I	Noninverting input, channel 2
IN2-	4	I	Inverting input, channel 2
IN3+	10	I	Noninverting input, channel 3
IN3-	9	I	Inverting input, channel 3
IN4+	12	I	Noninverting input, channel 4
IN4-	13	I	Inverting input, channel 4
OUT1	15	O	Output, channel 1
OUT2	5	O	Output, channel 2
OUT3	8	O	Output, channel 3
OUT4	14	O	Output, channel 4
SHDN12	6	I	Shutdown, channels 1 and 2: low = amplifiers enabled, high = amplifiers disabled. See Section 7.3.10 for more information.
SHDN34	7	I	Shutdown, channels 3 and 4: low = amplifiers enabled, high = amplifiers disabled. See Section 7.3.10 for more information.
V+	2	—	Positive (highest) power supply
V-	11	—	Negative (lowest) power supply

6 Specifications

6.1 Absolute Maximum Ratings

over operating ambient temperature range (unless otherwise noted)⁽¹⁾

		MIN	MAX	UNIT
Supply voltage, $V_S = (V+) - (V-)$		0	20	V
Signal input pins	Common-mode voltage ⁽³⁾	$(V-) - 0.5$	$(V+) + 0.5$	V
	Differential voltage ⁽³⁾		$V_S + 0.2$	V
	Current ⁽³⁾	-10	10	mA
Shutdown pin voltage		$V-$	$V+$	V
Output short-circuit ⁽²⁾		Continuous		
Operating ambient temperature, T_A		-55	150	°C
Junction temperature, T_J			150	°C
Storage temperature, T_{stg}		-65	150	°C

- (1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) Short-circuit to ground, one amplifier per package.
- (3) Input pins are diode-clamped to the power-supply rails. Input signals that may swing more than 0.5 V beyond the supply rails must be current limited to 10 mA or less.

6.2 ESD Ratings

			VALUE	UNIT
$V_{(ESD)}$	Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±2000	V
		Charged-device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾	±1000	

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

over operating ambient temperature range (unless otherwise noted)

		MIN	MAX	UNIT
V_S	Supply voltage, $(V+) - (V-)$	2.7	16	V
V_I	Input voltage range	$(V-) - 0.2$	$(V+) + 0.2$	V
V_{IH}	High level input voltage at shutdown pin (amplifier disabled)	$(V-) + 1.1$	$V+$	V
V_{IL}	Low level input voltage at shutdown pin (amplifier enabled)	$V-$	$(V-) + 0.2$	V
T_A	Specified temperature	-40	125	°C

6.4 Thermal Information for Single Channel

THERMAL METRIC ⁽¹⁾		TLV9101, TLV9101S				UNIT
		DBV (SOT-23)		DCK (SC70)	DRL ⁽²⁾ (SOT-553)	
		5 PINS	6 PINS	5 PINS	5 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	192.2	174.6	204.7	TBD	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	113.7	113.5	116.6	TBD	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	60.6	55.9	51.9	TBD	°C/W
Ψ_{JT}	Junction-to-top characterization parameter	37.4	39.7	24.9	TBD	°C/W
Ψ_{JB}	Junction-to-board characterization parameter	60.4	55.7	51.6	TBD	°C/W
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	N/A	N/A	N/A	TBD	°C/W

- (1) For more information about traditional and new thermal metrics, see the *Semiconductor and IC Package Thermal Metrics* application report, [SPRA953](#).

(2) This package option is preview for TLV9101.

6.5 Thermal Information for Dual Channel

THERMAL METRIC ⁽¹⁾		TLV9102, TLV9102S							UNIT
		D (SOIC)	DDF (SOT-23-8)	DGK (VSSOP)	DGS (VSSOP)	DSG (WSON)	PW (TSSOP)	RUG (X2QFN)	
		8 PINS	8 PINS	8 PINS	10 PINS	8 PINS	8 PINS	10 PINS	
R _{θJA}	Junction-to-ambient thermal resistance	138.7	150.4	189.3	152.2	81.6	188.4	149.6	°C/W
R _{θJC(top)}	Junction-to-case (top) thermal resistance	78.7	85.6	75.8	67.3	101.6	77.1	58.3	°C/W
R _{θJB}	Junction-to-board thermal resistance	82.2	70.0	111.0	95.5	48.3	119.1	77.7	°C/W
ψ _{JT}	Junction-to-top characterization parameter	27.8	8.1	15.4	67.9	6.0	14.2	1.3	°C/W
ψ _{JB}	Junction-to-board characterization parameter	81.4	69.6	109.3	94.3	48.3	117.4	77.5	°C/W
R _{θJC(bot)}	Junction-to-case (bottom) thermal resistance	N/A	N/A	N/A	N/A	22.8	N/A	N/A	°C/W

(1) For more information about traditional and new thermal metrics, see the *Semiconductor and IC Package Thermal Metrics* application report, [SPRA953](#).

6.6 Thermal Information for Quad Channel

THERMAL METRIC ⁽¹⁾		TLV9104, TLV9104S				UNIT
		D (SOIC)	PW (TSSOP)	RTE (WQFN)	RUC (WQFN)	
		14 PINS	14 PINS	16 PINS	14 PINS	
R _{θJA}	Junction-to-ambient thermal resistance	105.2	134.7	53.5	143.0	°C/W
R _{θJC(top)}	Junction-to-case (top) thermal resistance	61.2	55.0	58.3	46.4	°C/W
R _{θJB}	Junction-to-board thermal resistance	61.1	79.0	28.6	81.8	°C/W
ψ _{JT}	Junction-to-top characterization parameter	21.4	9.2	2.1	1.0	°C/W
ψ _{JB}	Junction-to-board characterization parameter	60.7	78.1	28.6	81.5	°C/W
R _{θJC(bot)}	Junction-to-case (bottom) thermal resistance	N/A	N/A	12.6	N/A	°C/W

(1) For more information about traditional and new thermal metrics, see the *Semiconductor and IC Package Thermal Metrics* application report, [SPRA953](#).

6.7 Electrical Characteristics

For $V_S = (V+) - (V-) = 2.7\text{ V to }16\text{ V}$ ($\pm 1.35\text{ V to } \pm 8\text{ V}$) at $T_A = 25^\circ\text{C}$, $R_L = 10\text{ k}\Omega$ connected to $V_S / 2$, $V_{CM} = V_S / 2$, and $V_{O UT} = V_S / 2$, unless otherwise noted.

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
OFFSET VOLTAGE							
V_{OS}	Input offset voltage	$V_{CM} = V-$	$T_A = -40^\circ\text{C to }125^\circ\text{C}$		± 0.3	± 1.5	mV
						± 1.75	
dV_{OS}/dT	Input offset voltage drift		$T_A = -40^\circ\text{C to }125^\circ\text{C}$		± 0.6		$\mu\text{V}/^\circ\text{C}$
PSRR	Input offset voltage versus power supply	$V_{CM} = V-$	$T_A = -40^\circ\text{C to }125^\circ\text{C}$		± 0.1	± 0.7	$\mu\text{V}/\text{V}$
	Channel separation	$f = 0\text{ Hz}$			5		$\mu\text{V}/\text{V}$
INPUT BIAS CURRENT							
I_B	Input bias current				± 10		pA
I_{OS}	Input offset current				± 5		pA
NOISE							
E_N	Input voltage noise	$f = 0.1\text{ Hz to }10\text{ Hz}$			6		μV_{PP}
					1		μV_{RMS}
e_N	Input voltage noise density	$f = 1\text{ kHz}$			30		$\text{nV}/\sqrt{\text{Hz}}$
					28		
i_N	Input current noise	$f = 1\text{ kHz}$			2		$\text{fA}/\sqrt{\text{Hz}}$
INPUT VOLTAGE RANGE							
V_{CM}	Common-mode voltage range			$(V-) - 0.2$		$(V+) + 0.2$	V
CMRR	Common-mode rejection ratio	$V_S = 16\text{ V}, (V-) - 0.1\text{ V} < V_{CM} < (V+) - 2\text{ V}$ (Main input pair)	$T_A = -40^\circ\text{C to }125^\circ\text{C}$		90	110	dB
					75	95	
					80		
					See Offset Voltage (Transition Region) in the <i>Typical Characteristics</i> section		
INPUT CAPACITANCE							
Z_{ID}	Differential				$100 \parallel 3$		$\text{M}\Omega \parallel \text{pF}$
Z_{ICM}	Common-mode				$6 \parallel 1$		$\text{T}\Omega \parallel \text{pF}$

6.7 Electrical Characteristics (continued)

For $V_S = (V+) - (V-) = 2.7\text{ V to }16\text{ V}$ ($\pm 1.35\text{ V to } \pm 8\text{ V}$) at $T_A = 25^\circ\text{C}$, $R_L = 10\text{ k}\Omega$ connected to $V_S / 2$, $V_{CM} = V_S / 2$, and $V_{O\ UT} = V_S / 2$, unless otherwise noted.

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
OPEN-LOOP GAIN							
A_{OL}	Open-loop voltage gain	$V_S = 16\text{ V}$, $V_{CM} = V_- - (V_-) + 0.1\text{ V} < V_O < (V+) - 0.1\text{ V}$	$T_A = -40^\circ\text{C to }125^\circ\text{C}$	115	135		dB
		$V_S = 4\text{ V}$, $V_{CM} = V_- - (V_-) + 0.1\text{ V} < V_O < (V+) - 0.1\text{ V}$		104	125		dB
FREQUENCY RESPONSE							
GBW	Gain-bandwidth product				1.1		MHz
SR	Slew rate	$V_S = 16\text{ V}$, $G = +1$, $C_L = 20\text{ pF}$			4.5		V/ μs
t_s	Settling time	To 0.1%, $V_S = 16\text{ V}$, $V_{STEP} = 10\text{ V}$, $G = +1$, $C_L = 20\text{ pF}$			4		μs
		To 0.1%, $V_S = 16\text{ V}$, $V_{STEP} = 2\text{ V}$, $G = +1$, $C_L = 20\text{ pF}$			2		
		To 0.01%, $V_S = 16\text{ V}$, $V_{STEP} = 10\text{ V}$, $G = +1$, $C_L = 20\text{ pF}$			5		
		To 0.01%, $V_S = 16\text{ V}$, $V_{STEP} = 2\text{ V}$, $G = +1$, $C_L = 20\text{ pF}$			3		
	Phase margin	$G = +1$, $R_L = 10\text{ k}\Omega$, $C_L = 20\text{ pF}$			60		$^\circ$
	Overload recovery time	$V_{IN} \times \text{gain} > V_S$			600		ns
THD+N	Total harmonic distortion + noise	$V_S = 16\text{ V}$, $V_O = 1\text{ V}_{RMS}$, $G = -1$, $f = 1\text{ kHz}$			0.0028%		
OUTPUT							
	Voltage output swing from rail	Positive and negative rail headroom	$V_S = 16\text{ V}$, $R_L = \text{no load}$		3		mV
			$V_S = 16\text{ V}$, $R_L = 10\text{ k}\Omega$		45	60	
			$V_S = 16\text{ V}$, $R_L = 2\text{ k}\Omega$		200	300	
			$V_S = 2.7\text{ V}$, $R_L = \text{no load}$		1		
			$V_S = 2.7\text{ V}$, $R_L = 10\text{ k}\Omega$		5	20	
			$V_S = 2.7\text{ V}$, $R_L = 2\text{ k}\Omega$		25	50	
I_{SC}	Short-circuit current				± 80		mA
C_{LOAD}	Capacitive load drive			See Small-Signal Overshoot vs Capacitive Load in the <i>Typical Characteristics</i> section			
Z_O	Open-loop output impedance	$f = 1\text{ MHz}$, $I_O = 0\text{ A}$			600		Ω
POWER SUPPLY							
I_Q	Quiescent current per amplifier	$I_O = 0\text{ A}$			115	150	μA
			$T_A = -40^\circ\text{C to }125^\circ\text{C}$			160	

6.7 Electrical Characteristics (continued)

For $V_S = (V+) - (V-) = 2.7\text{ V to }16\text{ V}$ ($\pm 1.35\text{ V to } \pm 8\text{ V}$) at $T_A = 25^\circ\text{C}$, $R_L = 10\text{ k}\Omega$ connected to $V_S / 2$, $V_{CM} = V_S / 2$, and $V_{O\ UT} = V_S / 2$, unless otherwise noted.

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
SHUTDOWN						
I_{QSD}	Quiescent current per amplifier	$V_S = 2.7\text{ V to }16\text{ V}$, all amplifiers disabled, SHDN = $V+$		20	30	μA
Z_{SHDN}	Output impedance during shutdown	$V_S = 2.7\text{ V to }16\text{ V}$, amplifier disabled, SHDN = $V+$		10 12		$\text{G}\Omega \parallel \text{pF}$
V_{IH}	Logic high threshold voltage (amplifier disabled)	For valid input high, the SHDN pin voltage should be greater than the maximum threshold but less than or equal to $V+$		$(V-) + 0.8$	$(V-) + 1.1$	V
V_{IL}	Logic low threshold voltage (amplifier enabled)	For valid input low, the SHDN pin voltage should be less than the minimum threshold but greater than or equal to $V-$	$(V-) + 0.2$	$(V-) + 0.8$		V
t_{ON}	Amplifier enable time ⁽¹⁾	$G = +1$, $V_{CM} = V-$, $V_O = 0.1 \times V_S / 2$		11		μs
t_{OFF}	Amplifier disable time ⁽¹⁾	$V_{CM} = V-$, $V_O = V_S / 2$		2.5		μs
	SHDN pin input bias current (per pin)	$V_S = 2.7\text{ V to }16\text{ V}$, $(V-) + 20\text{ V} \geq \text{SHDN} \geq (V-) + 0.9\text{ V}$		500		nA
		$V_S = 2.7\text{ V to }16\text{ V}$, $(V-) \leq \text{SHDN} \leq (V-) + 0.7\text{ V}$		150		

- (1) Disable time (t_{OFF}) and enable time (t_{ON}) are defined as the time interval between the 50% point of the signal applied to the SHDN pin and the point at which the output voltage reaches the 10% (disable) or 90% (enable) level.

6.8 Typical Characteristics

at $T_A = 25^\circ\text{C}$, $V_S = \pm 8\text{ V}$, $V_{CM} = V_S / 2$, $R_{LOAD} = 10\text{ k}\Omega$ connected to $V_S / 2$, and $C_L = 100\text{ pF}$ (unless otherwise noted)




Figure 6-1. Offset Voltage Production Distribution




Figure 6-2. Offset Voltage Drift Distribution




Figure 6-3. Offset Voltage vs Temperature




Figure 6-4. Offset Voltage vs Temperature




Figure 6-5. Offset Voltage vs Common-Mode Voltage




Figure 6-6. Offset Voltage vs Common-Mode Voltage (Transition Region)

6.8 Typical Characteristics (continued)

at $T_A = 25^\circ\text{C}$, $V_S = \pm 8\text{ V}$, $V_{CM} = V_S / 2$, $R_{LOAD} = 10\text{ k}\Omega$ connected to $V_S / 2$, and $C_L = 100\text{ pF}$ (unless otherwise noted)




Figure 6-7. Offset Voltage vs Common-Mode Voltage




Figure 6-8. Offset Voltage vs Common-Mode Voltage




Figure 6-9. Offset Voltage vs Power Supply




Figure 6-10. Open-Loop Gain and Phase vs Frequency




Figure 6-11. Closed-Loop Gain and Phase vs Frequency




Figure 6-12. Input Bias Current vs Common-Mode Voltage

6.8 Typical Characteristics (continued)

at $T_A = 25^\circ\text{C}$, $V_S = \pm 8\text{ V}$, $V_{CM} = V_S / 2$, $R_{LOAD} = 10\text{ k}\Omega$ connected to $V_S / 2$, and $C_L = 100\text{ pF}$ (unless otherwise noted)




Figure 6-13. Input Bias Current vs Temperature



Figure 6-14. Output Voltage Swing vs Output Current (Sourcing)






Figure 6-15. Output Voltage Swing vs Output Current (Sinking)



$V_S = 5\text{ V}$, R_L connected to V_-

Figure 6-16. Output Voltage Swing vs Output Current (Sourcing)



$V_S = 5\text{ V}$, R_L connected to V_+

Figure 6-17. Output Voltage Swing vs Output Current (Sinking)




Figure 6-18. CMRR and PSRR vs Frequency

6.8 Typical Characteristics (continued)

at $T_A = 25^\circ\text{C}$, $V_S = \pm 8\text{ V}$, $V_{CM} = V_S / 2$, $R_{LOAD} = 10\text{ k}\Omega$ connected to $V_S / 2$, and $C_L = 100\text{ pF}$ (unless otherwise noted)




Figure 6-19. CMRR vs Temperature (dB)




Figure 6-20. PSRR vs Temperature (dB)




Figure 6-21. 0.1-Hz to 10-Hz Noise




Figure 6-22. Input Voltage Noise Spectral Density vs Frequency




Figure 6-23. THD+N Ratio vs Frequency




Figure 6-24. THD+N vs Output Amplitude

6.8 Typical Characteristics (continued)

at $T_A = 25^\circ\text{C}$, $V_S = \pm 8\text{ V}$, $V_{CM} = V_S / 2$, $R_{LOAD} = 10\text{ k}\Omega$ connected to $V_S / 2$, and $C_L = 100\text{ pF}$ (unless otherwise noted)




Figure 6-25. Quiescent Current per Channel vs Supply Voltage




Figure 6-26. Quiescent Current per Channel vs Temperature




Figure 6-27. Open-Loop Voltage Gain vs Temperature (dB)




Figure 6-28. Open-Loop Output Impedance vs Frequency




Figure 6-29. Small-Signal Overshoot vs Capacitive Load





Figure 6-30. Small-Signal Overshoot vs Capacitive Load

6.8 Typical Characteristics (continued)

at $T_A = 25^\circ\text{C}$, $V_S = \pm 8\text{ V}$, $V_{CM} = V_S / 2$, $R_{LOAD} = 10\text{ k}\Omega$ connected to $V_S / 2$, and $C_L = 100\text{ pF}$ (unless otherwise noted)



$G = -1$, 100-mV output step

Figure 6-31. Small-Signal Overshoot vs Capacitive Load





Figure 6-32. No Phase Reversal



$G = -10$

Figure 6-33. Positive Overload Recovery




$G = -10$

Figure 6-34. Negative Overload Recovery



$C_L = 20\text{ pF}$, $G = 1$, 20-mV step response

Figure 6-35. Small-Signal Step Response




$R_L = 1\text{ k}\Omega$, $C_L = 20\text{ pF}$, $G = -1$, 10-mV step response

Figure 6-36. Small-Signal Step Response

6.8 Typical Characteristics (continued)


at $T_A = 25^\circ\text{C}$, $V_S = \pm 8\text{ V}$, $V_{CM} = V_S / 2$, $R_{LOAD} = 10\text{ k}\Omega$ connected to $V_S / 2$, and $C_L = 100\text{ pF}$ (unless otherwise noted)



$C_L = 20\text{ pF}$, $G = 1$

C005


Figure 6-37. Large-Signal Step Response (Falling)



$C_L = 20\text{ pF}$, $G = 1$

C005


Figure 6-38. Large-Signal Step Response (Rising)



$C_L = 10\text{ pF}$, $G = -1$


C021

Figure 6-39. Large-Signal Step Response




D038

Figure 6-40. Short-Circuit Current vs Temperature



C020

Figure 6-41. Maximum Output Voltage vs Frequency



C014

Figure 6-42. Channel Separation vs Frequency

6.8 Typical Characteristics (continued)

at $T_A = 25^\circ\text{C}$, $V_S = \pm 8\text{ V}$, $V_{CM} = V_S / 2$, $R_{LOAD} = 10\text{ k}\Omega$ connected to $V_S / 2$, and $C_L = 100\text{ pF}$ (unless otherwise noted)



Figure 6-43. EMIRR (Electromagnetic Interference Rejection Ratio) vs Frequency

7 Detailed Description


7.1 Overview

The TLV910x family (TLV9101, TLV9102, and TLV9104) is a family of 16-V general purpose operational amplifiers.

These devices offer excellent DC precision and AC performance, including rail-to-rail input/output, low offset ($\pm 300 \mu\text{V}$, typ), low offset drift ($\pm 0.6 \mu\text{V}/^\circ\text{C}$, typ), and 1.1-MHz bandwidth.

Wide differential and common-mode input-voltage range, high output current ($\pm 80 \text{ mA}$), high slew rate ($4.5 \text{ V}/\mu\text{s}$), low power operation ($120 \mu\text{A}$, typ), and shutdown functionality make the TLV910x a robust, low-power, high-performance operational amplifier for industrial applications.

7.2 Functional Block Diagram



7.3 Feature Description

7.3.1 EMI Rejection

The TLV910x uses integrated electromagnetic interference (EMI) filtering to reduce the effects of EMI from sources such as wireless communications and densely-populated boards with a mix of analog signal chain and digital components. EMI immunity can be improved with circuit design techniques; the TLV910x benefits from these design improvements. Texas Instruments has developed the ability to accurately measure and quantify the immunity of an operational amplifier over a broad frequency spectrum extending from 10 MHz to 6 GHz. [Figure 7-1](#) shows the results of this testing on the TLV910x. [Table 7-1](#) shows the EMIRR IN+ values for the TLV910x at particular frequencies commonly encountered in real-world applications. [Table 7-1](#) lists applications that can be centered on or operated near the particular frequency shown. The [EMI Rejection Ratio of Operational Amplifiers](#) application report contains detailed information on the topic of EMIRR performance as it relates to op amps and is available for download from www.ti.com.




Figure 7-1. TLV910x EMIRR Testing

Table 7-1. TLV910x EMIRR IN+ for Frequencies of Interest

FREQUENCY	APPLICATION OR ALLOCATION	EMIRR IN+
400 MHz	Mobile radio, mobile satellite, space operation, weather, radar, ultra-high frequency (UHF) applications	59.5 dB
900 MHz	Global system for mobile communications (GSM) applications, radio communication, navigation, GPS (to 1.6 GHz), GSM, aeronautical mobile, UHF applications	68.9 dB
1.8 GHz	GSM applications, mobile personal communications, broadband, satellite, L-band (1 GHz to 2 GHz)	77.8 dB
2.4 GHz	802.11b, 802.11g, 802.11n, Bluetooth®, mobile personal communications, industrial, scientific and medical (ISM) radio band, amateur radio and satellite, S-band (2 GHz to 4 GHz)	78.0 dB
3.6 GHz	Radiolocation, aero communication and navigation, satellite, mobile, S-band	88.8 dB
5 GHz	802.11a, 802.11n, aero communication and navigation, mobile communication, space and satellite operation, C-band (4 GHz to 8 GHz)	87.6 dB

7.3.2 Phase Reversal Protection

The TLV910x family has internal phase-reversal protection. Many op amps exhibit a phase reversal when the input is driven beyond its linear common-mode range. This condition is most often encountered in noninverting circuits when the input is driven beyond the specified common-mode voltage range, causing the output to reverse into the opposite rail. The TLV910x is a rail-to-rail input op amp; therefore, the common-mode range can extend up to the rails. Input signals beyond the rails do not cause phase reversal; instead, the output limits into the appropriate rail. This performance is shown in [Figure 7-2](#).



Figure 7-2. No Phase Reversal

7.3.3 Thermal Protection

The internal power dissipation of any amplifier causes its internal (junction) temperature to rise. This phenomenon is called *self heating*. The absolute maximum junction temperature of the TLV910x is 150°C. Exceeding this temperature causes damage to the device. The TLV910x has a thermal protection feature that prevents damage from self heating. The protection works by monitoring the temperature of the device and turning off the op amp output drive for temperatures above 140°C. Figure 7-3 shows an application example for the TLV9101 that has significant self heating (154°C) because of its power dissipation (0.39 W). Thermal calculations indicate that for an ambient temperature of 100°C, the device junction temperature must reach 154°C. The actual device, however, turns off the output drive to maintain a safe junction temperature. Figure 7-3 shows how the circuit behaves during thermal protection. During normal operation, the device acts as a buffer so the output is 3 V. When self heating causes the device junction temperature to increase above 140°C, the thermal protection forces the output to a high-impedance state and the output is pulled to ground through resistor R_L .






Figure 7-3. Thermal Protection

7.3.4 Capacitive Load and Stability

The TLV910x features a resistive output stage capable of driving moderate capacitive loads, and by leveraging an isolation resistor, the device can easily be configured to drive large capacitive loads. Increasing the gain enhances the ability of the amplifier to drive greater capacitive loads; see [Figure 7-4](#) and [Figure 7-5](#). The particular op amp circuit configuration, layout, gain, and output loading are some of the factors to consider when establishing whether an amplifier will be stable in operation.



For additional drive capability in unity-gain configurations, improve capacitive load drive by inserting a small (10 Ω to 20 Ω) resistor, R_{ISO} , in series with the output, as shown in [Figure 7-6](#). This resistor significantly reduces ringing and maintains DC performance for purely capacitive loads. However, if a resistive load is in parallel with the capacitive load, then a voltage divider is created, thus introducing a gain error at the output and slightly reducing the output swing. The error introduced is proportional to the ratio R_{ISO} / R_L , and is generally negligible at low output levels. A high capacitive load drive makes the TLV910x well suited for applications such as reference buffers, MOSFET gate drives, and cable-shield drives. The circuit shown in [Figure 7-6](#) uses an isolation resistor, R_{ISO} , to stabilize the output of an op amp. R_{ISO} modifies the open-loop gain of the system for increased phase margin.




Figure 7-6. Extending Capacitive Load Drive With the TLV9101

7.3.5 Common-Mode Voltage Range

The TLV910x is a 16-V, true rail-to-rail input operational amplifier with an input common-mode range that extends 100 mV beyond either supply rail. This wide range is achieved with paralleled complementary N-channel and P-channel differential input pairs, as shown in Figure 7-7. The N-channel pair is active for input voltages close to the positive rail, typically $(V+) - 1\text{ V}$ to 100 mV above the positive supply. The P-channel pair is active for inputs from 100 mV below the negative supply to approximately $(V+) - 2\text{ V}$. There is a small transition region, typically $(V+) - 2\text{ V}$ to $(V+) - 1\text{ V}$ in which both input pairs are on. This transition region can vary modestly with process variation, and within this region PSRR, CMRR, offset voltage, offset drift, noise, and THD performance can be degraded compared to operation outside this region. To achieve best performance with the TLV910x family, avoid this transition region when possible.




Figure 7-7. Rail-to-Rail Input Stage

7.3.6 Electrical Overstress

Designers often ask questions about the capability of an operational amplifier to withstand electrical overstress (EOS). These questions tend to focus on the device inputs, but can involve the supply voltage pins or even the output pin. Each of these different pin functions have electrical stress limits determined by the voltage breakdown characteristics of the particular semiconductor fabrication process and specific circuits connected to the pin. Additionally, internal electrostatic discharge (ESD) protection is built into these circuits to protect them from accidental ESD events both before and during product assembly.

Having a good understanding of this basic ESD circuitry and its relevance to an electrical overstress event is helpful. Figure 7-8 shows an illustration of the ESD circuits contained in the TLV910x (indicated by the dashed line area). The ESD protection circuitry involves several current-steering diodes connected from the input and output pins and routed back to the internal power-supply lines, where the diodes meet at an absorption device or the power-supply ESD cell, internal to the operational amplifier. This protection circuitry is intended to remain inactive during normal circuit operation.



Figure 7-8. Equivalent Internal ESD Circuitry Relative to a Typical Circuit Application

An ESD event is very short in duration and very high voltage (for example, 1 kV, 100 ns), whereas an EOS event is long duration and lower voltage (for example, 50 V, 100 ms). The ESD diodes are designed for out-of-circuit ESD protection (that is, during assembly, test, and storage of the device before being soldered to the PCB). During an ESD event, the ESD signal is passed through the ESD steering diodes to an absorption circuit (labeled ESD power-supply circuit). The ESD absorption circuit clamps the supplies to a safe level.

Although this behavior is necessary for out-of-circuit protection, excessive current and damage is caused if activated in-circuit. A transient voltage suppressors (TVS) can be used to prevent damage caused by turning on the ESD absorption circuit during an in-circuit ESD event. Using the appropriate current limiting resistors and TVS diodes allows for the use of device ESD diodes to protect against EOS events.

7.3.7 Overload Recovery

Overload recovery is defined as the time required for the op amp output to recover from a saturated state to a linear state. The output devices of the op amp enter a saturation region when the output voltage exceeds the rated operating voltage, either due to the high input voltage or the high gain. After the device enters the saturation region, the charge carriers in the output devices require time to return back to the linear state. After the charge carriers return back to the linear state, the device begins to slew at the specified slew rate. Thus, the propagation delay in case of an overload condition is the sum of the overload recovery time and the slew time. The overload recovery time for the TLV910x is approximately 1 μ s.

7.3.8 Typical Specifications and Distributions

Designers often have questions about a typical specification of an amplifier in order to design a more robust circuit. Due to natural variation in process technology and manufacturing procedures, every specification of an amplifier will exhibit some amount of deviation from the ideal value, like the input offset voltage of an amplifier. These deviations often follow *Gaussian* ("bell curve"), or *normal* distributions, and circuit designers can leverage this information to guardband their system, even when there is not a minimum or maximum specification in [Section 6.7](#).



Figure 7-9. Ideal Gaussian Distribution

Figure 7-9 shows an example distribution, where μ , or mu , is the mean of the distribution, and where σ , or *sigma*, is the standard deviation of a system. For a specification that exhibits this kind of distribution, approximately two-thirds (68.26%) of all units can be expected to have a value within one standard deviation, or one sigma, of the mean (from $\mu - \sigma$ to $\mu + \sigma$).

Depending on the specification, values listed in the *typical* column of [Section 6.7](#) are represented in different ways. As a general rule of thumb, if a specification naturally has a nonzero mean (for example, gain bandwidth), then the typical value is equal to the mean (μ). However, if a specification naturally has a mean near zero (like input offset voltage), then the typical value is equal to the mean plus one standard deviation ($\mu + \sigma$) in order to most accurately represent the typical value.

You can use this chart to calculate approximate probability of a specification in a unit; for example, for TLV910x, the typical input voltage offset is 300 μ V, so 68.2% of all TLV910x devices are expected to have an offset from -300μ V to $+300 \mu$ V. At 4σ ($\pm 1200 \mu$ V), 99.9937% of the distribution has an offset voltage less than $\pm 1200 \mu$ V, which means 0.0063% of the population is outside of these limits, which corresponds to about 1 in 15,873 units.

Specifications with a value in the minimum or maximum column are assured by TI, and units outside these limits will be removed from production material. For example, the TLV910x family has a maximum offset voltage of 1.5 mV at 25°C, and even though this corresponds to 5σ (≈ 1 in 1.7 million units), which is extremely unlikely, TI assures that any unit with larger offset than 1.5 mV will be removed from production material.

For specifications with no value in the minimum or maximum column, consider selecting a sigma value of sufficient guardband for your application, and design worst-case conditions using this value. For example, the $6\text{-}\sigma$ value corresponds to about 1 in 500 million units, which is an extremely unlikely chance and can be an option as a wide guardband to design a system around. In this case, the TLV910x family does not have a maximum or minimum for offset voltage drift, but based on [Figure 6-2](#) and the typical value of 0.6 μ V/°C in [Section 6.7](#), it can be calculated that the $6\text{-}\sigma$ value for offset voltage drift is about 3.6 μ V/°C. When designing for worst-case system conditions, this value can be used to estimate the worst possible offset across temperature without having an actual minimum or maximum value.

However, process variation and adjustments over time can shift typical means and standard deviations, and unless there is a value in the minimum or maximum specification column, TI cannot assure the performance of a device. This information should be used only to estimate the performance of a device.

7.3.9 Packages With an Exposed Thermal Pad

The TLV910x family is available in packages such as the WSON-8 (DSG) and WQFN-16 (RTE), which feature an exposed thermal pad. Inside the package, the die is attached to this thermal pad using an electrically conductive compound. For this reason, when using a package with an exposed thermal pad, the thermal pad must either be connected to V $-$ or left floating. Attaching the thermal pad to a potential other than V $-$ is not allowed, and performance of the device is not assured when doing so.

7.3.10 Shutdown

The TLV910xS devices feature one or more shutdown pins (SHDN) that disable the op amp, placing it into a low-power standby mode. In this mode, the op amp typically consumes about 20 μ A. The SHDN pins are active high, meaning that shutdown mode is enabled when the input to the SHDN pin is a valid logic high. The amplifier is enabled when the input to the SHDN pin is a valid logic low.

The SHDN pins are referenced to the negative supply rail of the op amp. The threshold of the shutdown feature lies around 800 mV (typical) and does not change with respect to the supply voltage. Hysteresis has been included in the switching threshold to ensure smooth switching characteristics. To ensure optimal shutdown behavior, the SHDN pins should be driven with valid logic signals. A valid logic low is defined as a voltage between V $-$ and V $-$ + 0.2 V. A valid logic high is defined as a voltage between V $-$ + 1.1 V and V $+$. The shutdown pin circuitry includes a pulldown resistor, which will inherently pull the voltage of the pin to the negative supply rail if not driven. Thus, to enable the amplifier, the SHDN pins should either be left floating or driven to a valid logic low. To disable the amplifier, the SHDN pins must be driven to a valid logic high. The maximum voltage allowed at the SHDN pins is V $+$ or V $-$ + 20 V, whichever is lower. Exceeding this voltage level will damage the device.

The SHDN pins are high-impedance CMOS inputs. Channels of single and dual op amp packages are independently controlled, and channels of quad op amp packages are controlled in pairs. For battery-operated applications, this feature can be used to greatly reduce the average current and extend battery life. The typical enable time out of shutdown is 11 μ s; disable time is 2.5 μ s. When disabled, the output assumes a high-impedance state. This architecture allows the TLV910xS family to operate as a gated amplifier, multiplexer,

or programmable-gain amplifier. Shutdown time (t_{OFF}) depends on loading conditions and increases as load resistance increases. To ensure shutdown (disable) within a specific shutdown time, the specified 10-k Ω load to midsupply ($V_S / 2$) is required. If using the TLV910xS without a load, the resulting turnoff time significantly increases.

7.4 Device Functional Modes

The TLV910x has a single functional mode and is operational when the power-supply voltage is greater than 2.7 V (± 1.35 V). The maximum power supply voltage for the TLV910x is 16 V (± 8 V).

8 Application and Implementation

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

8.1 Application Information

The TLV910x family offers excellent DC precision and DC performance. These devices operate up to 16-V supply rails and offer true rail-to-rail input/output, low offset voltage and offset voltage drift, as well as 1.1-MHz bandwidth and high output drive. These features make the TLV910x a robust, high-performance operational amplifier for high-voltage industrial applications.

8.2 Typical Applications

8.2.1 High Voltage Precision Comparator

Many different systems require controlled voltages across numerous system nodes to ensure robust operation. A comparator can be used to monitor and control voltages by comparing a reference threshold voltage with an input voltage and providing an output when the input crosses this threshold.

The TLV910x family of op amps make excellent high voltage, precision comparators due to their robust input stage, low typical offset, and high slew rate. Previous generation high-voltage op amps often use back-to-back diodes across the inputs to prevent damage to the op amp which greatly limits these op amps to be used as comparators, but the patented input stage of the TLV910x allows the device to have a wide differential voltage between the inputs.




Figure 8-1. Typical Comparator Application

8.2.1.1 Design Requirements

The primary objective is to design a 15-V precision comparator.

- System supply voltage (V_+): 15 V
- Resistor 1 value: 100 k Ω
- Resistor 2 value: 100 k Ω
- Reference threshold voltage (V_{TH}): 7.5 V
- Input voltage range (V_{IN}): 2.5 V – 12.5 V
- Output voltage range (V_{OUT}): 0 V – 15 V

8.2.1.2 Detailed Design Procedure

This noninverting comparator circuit applies the input voltage (V_{IN}) to the noninverting terminal of the op amp. Two resistors (R_1 and R_2) divide the supply voltage (V_+) to create a mid-supply threshold voltage (V_{TH}) as calculated in Equation 1. The circuit is shown in Figure 8-1. When V_{IN} is less than V_{TH} , the output voltage transitions to the negative supply and equals the low-level output voltage. When V_{IN} is greater than V_{TH} , the output voltage transitions to the positive supply and equals the high-level output voltage.

In this example, resistor 1 and 2 have been selected to be 100 k Ω , which sets the reference threshold at 7.5 V. However, resistor 1 and 2 can be adjusted to modify the threshold using Equation 1. The values of resistor 1 and 2 have also been selected to reduce power consumption, but these values can be further increased to reduce power consumption, or reduced to improve noise performance.

$$V_{TH} = \frac{R_2}{R_1 + R_2} \times V_+ \tag{1}$$

8.2.1.3 Application Curve



Figure 8-2. Comparator Output Response to Input Voltage

9 Power Supply Recommendations

The TLV910x is specified for operation from 2.7 V to 16 V (± 1.35 V to ± 8 V); many specifications apply from -40°C to 125°C .

CAUTION

Supply voltages larger than 20 V can permanently damage the device; see [Section 6.1](#).

Place 0.1- μF bypass capacitors close to the power-supply pins to reduce errors coupling in from noisy or high-impedance power supplies. For more detailed information on bypass capacitor placement, refer to [Section 10](#).

10 Layout

10.1 Layout Guidelines

For best operational performance of the device, use good PCB layout practices, including:

- Noise can propagate into analog circuitry through the power pins of the circuit as a whole and op amp itself. Bypass capacitors are used to reduce the coupled noise by providing low-impedance power sources local to the analog circuitry.
 - Connect low-ESR, 0.1- μF ceramic bypass capacitors between each supply pin and ground, placed as close to the device as possible. A single bypass capacitor from V+ to ground is applicable for single-supply applications.
- Separate grounding for analog and digital portions of circuitry is one of the simplest and most-effective methods of noise suppression. One or more layers on multilayer PCBs are usually devoted to ground planes. A ground plane helps distribute heat and reduces EMI noise pickup. Make sure to physically separate digital and analog grounds paying attention to the flow of the ground current.
- In order to reduce parasitic coupling, run the input traces as far away from the supply or output traces as possible. If these traces cannot be kept separate, crossing the sensitive trace perpendicular is much better as opposed to in parallel with the noisy trace.
- Place the external components as close to the device as possible. As illustrated in [Figure 10-2](#), keeping RF and RG close to the inverting input minimizes parasitic capacitance.
- Keep the length of input traces as short as possible. Always remember that the input traces are the most sensitive part of the circuit.
- Consider a driven, low-impedance guard ring around the critical traces. A guard ring can significantly reduce leakage currents from nearby traces that are at different potentials.
- Cleaning the PCB following board assembly is recommended for best performance.
- Any precision integrated circuit may experience performance shifts due to moisture ingress into the plastic package. Following any aqueous PCB cleaning process, baking the PCB assembly is recommended to remove moisture introduced into the device packaging during the cleaning process. A low temperature, post cleaning bake at 85°C for 30 minutes is sufficient for most circumstances.

10.2 Layout Example




Figure 10-1. Schematic Representation




Figure 10-2. Operational Amplifier Board Layout for Noninverting Configuration




Figure 10-3. Example Layout for SC70 (DCK) Package




Figure 10-4. Example Layout for VSSOP-8 (DGK) Package



Figure 10-5. Example Layout for WSON-8 (DSG) Package

11 Device and Documentation Support

11.1 Device Support

11.1.1 Development Support

11.1.1.1 TINA-TI™ (Free Software Download)

TINA™ is a simple, powerful, and easy-to-use circuit simulation program based on a SPICE engine. TINA-TI is a free, fully-functional version of the TINA software, preloaded with a library of macro models in addition to a range of both passive and active models. TINA-TI provides all the conventional DC, transient, and frequency domain analysis of SPICE, as well as additional design capabilities.

Available as a [free download](#) from the Analog eLab Design Center, TINA-TI offers extensive post-processing capability that allows users to format results in a variety of ways. Virtual instruments offer the ability to select input waveforms and probe circuit nodes, voltages, and waveforms, creating a dynamic quick-start tool.

Note

These files require that either the TINA software (from DesignSoft™) or TINA-TI software be installed. Download the free TINA-TI software from the [TINA-TI folder](#).

11.2 Documentation Support

11.2.1 Related Documentation

Texas Instruments, [EMI Rejection Ratio of Operational Amplifiers application report](#)

11.3 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on [ti.com](#). Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

11.4 Support Resources

[TI E2E™ support forums](#) are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use](#).

11.5 Trademarks

TINA-TI™ are trademarks of Texas Instruments, Inc and DesignSoft, Inc.

TINA™ and DesignSoft™ are trademarks of DesignSoft, Inc.

TI E2E™ is a trademark of Texas Instruments.

Bluetooth® is a registered trademark of Bluetooth SIG, Inc.

All trademarks are the property of their respective owners.

11.6 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

11.7 Glossary

[TI Glossary](#) This glossary lists and explains terms, acronyms, and definitions.

12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

PACKAGING INFORMATION

Orderable part number	Status (1)	Material type (2)	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
TLV9101IDBVR	Active	Production	SOT-23 (DBV) 5	3000 LARGE T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 125	T91V
TLV9101IDBVR.A	Active	Production	SOT-23 (DBV) 5	3000 LARGE T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 125	T91V
TLV9101IDCKR	Active	Production	SC70 (DCK) 5	3000 LARGE T&R	Yes	SN	Level-2-260C-1 YEAR	-40 to 125	1FO
TLV9101IDCKR.A	Active	Production	SC70 (DCK) 5	3000 LARGE T&R	Yes	SN	Level-2-260C-1 YEAR	-40 to 125	1FO
TLV9101SIDBVR	Active	Production	SOT-23 (DBV) 6	3000 LARGE T&R	Yes	NIPDAU SN	Level-1-260C-UNLIM	-40 to 125	T91S
TLV9101SIDBVR.A	Active	Production	SOT-23 (DBV) 6	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	T91S
TLV9101SIDBVRG4	Active	Production	SOT-23 (DBV) 6	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	T91S
TLV9101SIDBVRG4.A	Active	Production	SOT-23 (DBV) 6	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	T91S
TLV9102IDDFR	Active	Production	SOT-23-THIN (DDF) 8	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	T91F
TLV9102IDDFR.A	Active	Production	SOT-23-THIN (DDF) 8	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	T91F
TLV9102IDDFRG4	Active	Production	SOT-23-THIN (DDF) 8	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	T91F
TLV9102IDDFRG4.A	Active	Production	SOT-23-THIN (DDF) 8	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	T91F
TLV9102IDGKR	Active	Production	VSSOP (DGK) 8	2500 LARGE T&R	Yes	NIPDAU SN	Level-1-260C-UNLIM	-40 to 125	(2HBT, T912)
TLV9102IDGKR.A	Active	Production	VSSOP (DGK) 8	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	(2HBT, T912)
TLV9102IDR	Active	Production	SOIC (D) 8	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	T9102D
TLV9102IDR.A	Active	Production	SOIC (D) 8	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	T9102D
TLV9102IDRG4	Active	Production	SOIC (D) 8	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	T9102D
TLV9102IDRG4.A	Active	Production	SOIC (D) 8	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	T9102D
TLV9102IDSGR	Active	Production	WSON (DSG) 8	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	T912
TLV9102IDSGR.A	Active	Production	WSON (DSG) 8	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	T912
TLV9102IDSGRG4	Active	Production	WSON (DSG) 8	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	T912
TLV9102IDSGRG4.A	Active	Production	WSON (DSG) 8	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	T912
TLV9102IPWR	Active	Production	TSSOP (PW) 8	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	T9102P
TLV9102IPWR.A	Active	Production	TSSOP (PW) 8	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	T9102P
TLV9102SIDGSR	Active	Production	VSSOP (DGS) 10	2500 LARGE T&R	Yes	NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	T910
TLV9102SIDGSR.A	Active	Production	VSSOP (DGS) 10	2500 LARGE T&R	Yes	NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	T910
TLV9102SIRUGR	Active	Production	X2QFN (RUG) 10	3000 LARGE T&R	Yes	NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	HBF
TLV9102SIRUGR.A	Active	Production	X2QFN (RUG) 10	3000 LARGE T&R	Yes	NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	HBF
TLV9104IDR	Active	Production	SOIC (D) 14	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	TLV9104D

Orderable part number	Status (1)	Material type (2)	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
TLV9104IDR.A	Active	Production	SOIC (D) 14	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	TLV9104D
TLV9104IPWR	Active	Production	TSSOP (PW) 14	2000 LARGE T&R	Yes	SN	Level-2-260C-1 YEAR	-40 to 125	(PTL91PW, TLV91PW)
TLV9104IPWR.A	Active	Production	TSSOP (PW) 14	2000 LARGE T&R	Yes	SN	Level-2-260C-1 YEAR	-40 to 125	(PTL91PW, TLV91PW)
TLV9104IRTER	Active	Production	WQFN (RTE) 16	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-	T91RT
TLV9104IRTER.A	Active	Production	WQFN (RTE) 16	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	T91RT
TLV9104IRUCR	Active	Production	QFN (RUC) 14	3000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	FOF
TLV9104IRUCR.A	Active	Production	QFN (RUC) 14	3000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	FOF
TLV9104SIRTER	Active	Production	WQFN (RTE) 16	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	T9104S
TLV9104SIRTER.A	Active	Production	WQFN (RTE) 16	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	T9104S

(1) **Status:** For more details on status, see our [product life cycle](#).

(2) **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

(3) **RoHS values:** Yes, No, RoHS Exempt. See the [TI RoHS Statement](#) for additional information and value definition.

(4) **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

(5) **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

(6) **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "-" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative

and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.



In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF TLV9104 :

- Automotive : [TLV9104-Q1](#)

NOTE: Qualified Version Definitions:

- Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects

TAPE AND REEL INFORMATION

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE


*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TLV9101IDBVR	SOT-23	DBV	5	3000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TLV9101IDCKR	SC70	DCK	5	3000	178.0	9.0	2.4	2.5	1.2	4.0	8.0	Q3
TLV9101SIDBVR	SOT-23	DBV	6	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TLV9101SIDBVRG4	SOT-23	DBV	6	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TLV9102IDDFR	SOT-23-THIN	DDF	8	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TLV9102IDDFRG4	SOT-23-THIN	DDF	8	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TLV9102IDGKR	VSSOP	DGK	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
TLV9102IDGKR	VSSOP	DGK	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
TLV9102IDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
TLV9102IDRG4	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
TLV9102IDSGR	WSON	DSG	8	3000	180.0	8.4	2.3	2.3	1.15	4.0	8.0	Q2
TLV9102IDSGRG4	WSON	DSG	8	3000	180.0	8.4	2.3	2.3	1.15	4.0	8.0	Q2
TLV9102IPWR	TSSOP	PW	8	2000	330.0	12.4	7.0	3.6	1.6	8.0	12.0	Q1
TLV9102SIDGSR	VSSOP	DGS	10	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
TLV9102SIRUGR	X2QFN	RUG	10	3000	178.0	8.4	1.75	2.25	0.56	4.0	8.0	Q1

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TLV9104IDR	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
TLV9104IDR	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
TLV9104IPWR	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
TLV9104IRTER	WQFN	RTE	16	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TLV9104IRUCR	QFN	RUC	14	3000	180.0	9.5	2.16	2.16	0.5	4.0	8.0	Q2
TLV9104SIRTER	WQFN	RTE	16	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2

TAPE AND REEL BOX DIMENSIONS


*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TLV9101IDBVR	SOT-23	DBV	5	3000	208.0	191.0	35.0
TLV9101IDCKR	SC70	DCK	5	3000	190.0	190.0	30.0
TLV9101SIDBVR	SOT-23	DBV	6	3000	210.0	185.0	35.0
TLV9101SIDBVRG4	SOT-23	DBV	6	3000	210.0	185.0	35.0
TLV9102IDDFR	SOT-23-THIN	DDF	8	3000	210.0	185.0	35.0
TLV9102IDDFRG4	SOT-23-THIN	DDF	8	3000	210.0	185.0	35.0
TLV9102IDGKR	VSSOP	DGK	8	2500	353.0	353.0	32.0
TLV9102IDGKR	VSSOP	DGK	8	2500	367.0	367.0	35.0
TLV9102IDR	SOIC	D	8	2500	353.0	353.0	32.0
TLV9102IDRG4	SOIC	D	8	2500	353.0	353.0	32.0
TLV9102IDSGR	WSON	DSG	8	3000	210.0	185.0	35.0
TLV9102IDSGRG4	WSON	DSG	8	3000	210.0	185.0	35.0
TLV9102IPWR	TSSOP	PW	8	2000	353.0	353.0	32.0
TLV9102SIDGSR	VSSOP	DGS	10	2500	366.0	364.0	50.0
TLV9102SIRUGR	X2QFN	RUG	10	3000	205.0	200.0	33.0
TLV9104IDR	SOIC	D	14	2500	353.0	353.0	32.0
TLV9104IDR	SOIC	D	14	2500	353.0	353.0	32.0
TLV9104IPWR	TSSOP	PW	14	2000	366.0	364.0	50.0

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TLV9104IRTER	WQFN	RTE	16	3000	367.0	367.0	35.0
TLV9104IRUCR	QFN	RUC	14	3000	205.0	200.0	30.0
TLV9104SIRTER	WQFN	RTE	16	3000	367.0	367.0	35.0

EXAMPLE BOARD LAYOUT

DBV0005A

SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE:15X



SOLDER MASK DETAILS

4214839/K 08/2024

NOTES: (continued)

- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

EXAMPLE STENCIL DESIGN

DBV0005A

SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL
SCALE:15X

4214839/K 08/2024

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.

DGK0008A



PACKAGE OUTLINE

VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



4214862/A 04/2023

NOTES:

PowerPAD is a trademark of Texas Instruments.

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
5. Reference JEDEC registration MO-187.

EXAMPLE BOARD LAYOUT

DGK0008A

™ VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE: 15X



SOLDER MASK DETAILS

4214862/A 04/2023

NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.
7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
8. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.
9. Size of metal pad may vary due to creepage requirement.

EXAMPLE STENCIL DESIGN

DGK0008A

TM VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



SOLDER PASTE EXAMPLE
SCALE: 15X

4214862/A 04/2023

NOTES: (continued)

11. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
12. Board assembly site may have different recommendations for stencil design.

GENERIC PACKAGE VIEW


RTE 16

WQFN - 0.8 mm max height


3 x 3, 0.5 mm pitch

PLASTIC QUAD FLATPACK - NO LEAD



This image is a representation of the package family, actual package may vary.
Refer to the product data sheet for package details.



4225944/A



SIDE WALL METAL THICKNESS DIM A	
OPTION 1	OPTION 2
0.1	0.2



4219117/B 04/2022

NOTES:


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.

EXAMPLE BOARD LAYOUT


RTE0016C

WQFN - 0.8 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE:20X



SOLDER MASK DETAILS

4219117/B 04/2022

NOTES: (continued)

- This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.

EXAMPLE STENCIL DESIGN

RTE0016C

WQFN - 0.8 mm max height

PLASTIC QUAD FLATPACK - NO LEAD




SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL

EXPOSED PAD 17:
85% PRINTED SOLDER COVERAGE BY AREA UNDER PACKAGE
SCALE:25X

4219117/B 04/2022

NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



D0014A

PACKAGE OUTLINE

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



4220718/A 09/2016

NOTES:

1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm, per side.
4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.43 mm, per side.
5. Reference JEDEC registration MS-012, variation AB.

EXAMPLE BOARD LAYOUT

D0014A

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



LAND PATTERN EXAMPLE
SCALE:8X



SOLDER MASK DETAILS

4220718/A 09/2016

NOTES: (continued)

- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

EXAMPLE STENCIL DESIGN

D0014A

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL
SCALE:8X

4220718/A 09/2016

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.

GENERIC PACKAGE VIEW


RUG 10

X2QFN - 0.4 mm max height

1.5 x 2, 0.5 mm pitch

PLASTIC QUAD FLATPACK - NO LEAD

This image is a representation of the package family, actual package may vary.
Refer to the product data sheet for package details.




4231768/A

EXAMPLE BOARD LAYOUT


RUG0010A

X2QFN - 0.4 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE: 35X



4231745/A 11/2025

NOTES: (continued)


3. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).

EXAMPLE STENCIL DESIGN

RUG0010A

X2QFN - 0.4 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



SOLDER PASTE EXAMPLE
BASED ON 0.125 MM THICK STENCIL
SCALE: 35X

4231745/A 11/2025

NOTES: (continued)

4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.


DGS0010A



PACKAGE OUTLINE

VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



4221984/A 05/2015

NOTES:


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
5. Reference JEDEC registration MO-187, variation BA.

EXAMPLE BOARD LAYOUT


DGS0010A

VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



LAND PATTERN EXAMPLE
SCALE:10X



SOLDER MASK DETAILS
NOT TO SCALE

4221984/A 05/2015

NOTES: (continued)


- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

EXAMPLE STENCIL DESIGN

DGS0010A

VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL
SCALE:10X

4221984/A 05/2015

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.


DCK0005A



PACKAGE OUTLINE

SOT - 1.1 max height

SMALL OUTLINE TRANSISTOR



4214834/G 11/2024

NOTES:


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. Reference JEDEC MO-203.
4. Support pin may differ or may not be present.
5. Lead width does not comply with JEDEC.
6. Body dimensions do not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.25mm per side

EXAMPLE BOARD LAYOUT


DCK0005A

SOT - 1.1 max height

SMALL OUTLINE TRANSISTOR



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE:18X



SOLDER MASK DETAILS

4214834/G 11/2024

NOTES: (continued)


- 7. Publication IPC-7351 may have alternate designs.
- 8. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

EXAMPLE STENCIL DESIGN

DCK0005A

SOT - 1.1 max height

SMALL OUTLINE TRANSISTOR



SOLDER PASTE EXAMPLE
BASED ON 0.125 THICK STENCIL
SCALE: 18X

4214834/G 11/2024

NOTES: (continued)

9. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
10. Board assembly site may have different recommendations for stencil design.


DDF0008A



PACKAGE OUTLINE

SOT-23-THIN - 1.1 mm max height

PLASTIC SMALL OUTLINE



4222047/E 07/2024

NOTES:


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.

EXAMPLE BOARD LAYOUT


DDF0008A

SOT-23-THIN - 1.1 mm max height

PLASTIC SMALL OUTLINE



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE:15X



SOLDER MASK DETAILS

4222047/E 07/2024

NOTES: (continued)

- 4. Publication IPC-7351 may have alternate designs.
- 5. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

EXAMPLE STENCIL DESIGN

DDF0008A

SOT-23-THIN - 1.1 mm max height

PLASTIC SMALL OUTLINE




SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL
SCALE:15X

4222047/E 07/2024

NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
7. Board assembly site may have different recommendations for stencil design.




D0008A

PACKAGE OUTLINE

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



4214825/C 02/2019

NOTES:


1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed $.006$ [0.15] per side.
4. This dimension does not include interlead flash.
5. Reference JEDEC registration MS-012, variation AA.

EXAMPLE BOARD LAYOUT


D0008A

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



LAND PATTERN EXAMPLE
 EXPOSED METAL SHOWN
 SCALE:8X



SOLDER MASK DETAILS

4214825/C 02/2019

NOTES: (continued)


- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

EXAMPLE STENCIL DESIGN

D0008A

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



SOLDER PASTE EXAMPLE
BASED ON .005 INCH [0.125 MM] THICK STENCIL
SCALE:8X

4214825/C 02/2019

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.


DBV0006A



PACKAGE OUTLINE

SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



4214840/G 08/2024

NOTES:

- All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- This drawing is subject to change without notice.
- Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.25 per side.
- Leads 1,2,3 may be wider than leads 4,5,6 for package orientation.
- Reference JEDEC MO-178.

EXAMPLE BOARD LAYOUT


DBV0006A

SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE:15X



SOLDER MASK DETAILS

4214840/G 08/2024

NOTES: (continued)

- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

EXAMPLE STENCIL DESIGN

DBV0006A

SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL
SCALE:15X

4214840/G 08/2024

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.

GENERIC PACKAGE VIEW


DSG 8

WSON - 0.8 mm max height

2 x 2, 0.5 mm pitch

PLASTIC SMALL OUTLINE - NO LEAD

This image is a representation of the package family, actual package may vary.
Refer to the product data sheet for package details.



4224783/A



DSG0008A




PACKAGE OUTLINE

WSON - 0.8 mm max height


PLASTIC SMALL OUTLINE - NO LEAD



ALTERNATIVE TERMINAL SHAPE
TYPICAL



SIDE WALL METAL THICKNESS DIM A	
OPTION 1	OPTION 2
0.1	0.2



4218900/E 08/2022

NOTES:


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.

EXAMPLE BOARD LAYOUT


DSG0008A

WSON - 0.8 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



LAND PATTERN EXAMPLE
SCALE:20X



SOLDER MASK DETAILS

4218900/E 08/2022

NOTES: (continued)


4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.

EXAMPLE STENCIL DESIGN

DSG0008A

WSON - 0.8 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL

EXPOSED PAD 9:
87% PRINTED SOLDER COVERAGE BY AREA UNDER PACKAGE
SCALE:25X

4218900/E 08/2022

NOTES: (continued)


6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

EXAMPLE BOARD LAYOUT

PW0014A

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE: 10X



4220202/B 12/2023

NOTES: (continued)

- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

EXAMPLE STENCIL DESIGN

PW0014A

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL
SCALE: 10X

4220202/B 12/2023

NOTES: (continued)


8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.

PW0008A



PACKAGE OUTLINE
TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



4221848/A 02/2015

NOTES:


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
5. Reference JEDEC registration MO-153, variation AA.

EXAMPLE BOARD LAYOUT


PW0008A

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



LAND PATTERN EXAMPLE
SCALE:10X



SOLDER MASK DETAILS
NOT TO SCALE

4221848/A 02/2015

NOTES: (continued)

- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

EXAMPLE STENCIL DESIGN

PW0008A

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL
SCALE:10X

4221848/A 02/2015

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.

GENERIC PACKAGE VIEW

RUC 14

X2QFN - 0.4 mm max height


2 x 2, 0.4 mm pitch

PLASTIC QUAD FLATPACK - NO LEAD


This image is a representation of the package family, actual package may vary.
Refer to the product data sheet for package details.



4229871/A



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE: 23X



SOLDER MASK DETAILS

4220584/A 05/2019

NOTES: (continued)


- For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).

EXAMPLE STENCIL DESIGN

RUC0014A

X2QFN - 0.4 mm max height

PLASTIC QUAD FLAT PACK- NO LEAD



SOLDER PASTE EXAMPLE
BASED ON 0.100mm THICK STENCIL
SCALE: 23X

4220584/A 05/2019

NOTES: (continued)

4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you fully indemnify TI and its representatives against any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](#), [TI's General Quality Guidelines](#), or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products. Unless TI explicitly designates a product as custom or customer-specified, TI products are standard, catalog, general purpose devices.

TI objects to and rejects any additional or different terms you may propose.

Copyright © 2026, Texas Instruments Incorporated

Last updated 10/2025