







**TPLD801-Q1**SCPS301 – SEPTEMBER 2024

# TPLD801-Q1 Automotive Programmable Logic Device with 6-GPIO

## 1 Features

- Operating characteristics
  - Extended temperature range: -40°C to 125°C
  - Wide supply voltage range: 1.65V to 5.5V
  - Qualified for automotive applications
- Configurable macro-cells
  - 2-, 3-, and 4-bit lookup tables
  - D-type flip-flops and latches with and without reset/set option
  - 8-bit pipe delay
  - Counters and delay generator
  - Programmable deglitch filter or edge detector
  - Oscillator
- Flexible digital I/O features
  - All digital signals can be routed to any GPIO
  - Digital input modes: digital in with and without Schmitt-trigger, low-voltage digital in
  - Digital output modes: push-pull, open-drain NMOS, tri-state
- Development tools
  - InterConnect Studio
  - TPLD801-Q1 evaluation module
  - TPLD programming board

# 2 Applications

- Factory automation and control
- · Communications equipment
- Retail automation and payment
- · Test and measurement
- · Pro audio, video, and signage
- · Personal electronics
- Automotive

## 3 Description


The TPLD801-Q1 is part of the TI programmable logic device (TPLD) family of devices that feature versatile programmable logic ICs with combinational logic, sequential logic, and analog blocks. TPLD provides a fully integrated, low power solution to implement common system functions, such as timing delays, voltage monitors, system resets, power sequencers, I/O expanders, and more. This device features configurable I/O structures that extends compatibility within mixed-signal environments, reducing the number of discrete components required.

System designers can create circuits and configure the macro-cells, I/O pins, and interconnections by temporarily emulating the non-volatile memory or by permanently programming the one-time programmable (OTP) through InterConnect Studio. The TPLD801-Q1 is supported by hardware and software ecosystem with application notes, reference designs and design examples. Visit ti.com for more information and access to design tools.

#### **Device Information**

PART NUMBER	PACKAGE <sup>(1)</sup>	BODY SIZE (NOM)
TPLD801-Q1	DRL (SOT-5X3, 8)	2.1mm × 1.6mm

(1) For all available packages, see the orderable addendum at the end of the datasheet.



**Simplified Application** 



# **Table of Contents**

1 Features	1	6 Parameter Measurement Information	10
2 Applications	1	7 Detailed Description	12
3 Description	1	7.1 Overview	12
4 Pin Configuration and Functions	3	7.2 Functional Block Diagram	13
5 Specifications	4	7.3 Feature Description	14
5.1 Absolute Maximum Ratings			32
5.2 ESD Ratings		7.5 Programming	34
5.3 Recommended Operating Conditions		8 Revision History	
5.4 Thermal Information		9 Mechanical, Packaging, and Orderable Information	
5.5 Electrical Characteristics	<mark>5</mark>	9.1 Packaging Option Addendum	
5.6 Supply Current Characteristics	6	9.2 Tape and Reel Information	
5.7 Switching Characteristics		9.3 Mechanical Data	38



# **4 Pin Configuration and Functions**




Figure 4-1. DRL Package, 8-pin SOT-5X3 (Top View)

## **Table 4-1. Pin Functions**

	PIN		DESCRIPTION					
NAME	NO.	TYPE <sup>(1)</sup>	Primary function	Secondary function (if any)				
GPIO1	1	I/O	General-purpose I/O.	External OSC IN				
GPIO2	2	I/O	General-purpose I/O.					
GPIO3	3	I/O	General-purpose I/O with output enable (OE). (3)					
GND	4	Р	Ground.					
GPIO4	5	I/O	General-purpose I/O.					
GPIO5	6	I/O	General-purpose I/O.					
GPI	7	I	General purpose input. <sup>(2)</sup>					
VCC	8	Р	Positive supply.					

<sup>(1)</sup> P = power, I/O = input/output, I = Input

<sup>(2)</sup> The general-purpose input (GPI) pin will sustain a high-voltage (VPP) during programming. Take special precaution with peripherals connected to this pin if performing in-system programming.

<sup>(3)</sup> The output enable (OE) connection is available through the connection mux and can be configured in InterConnect Studio.



## **5 Specifications**

## 5.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1)

			MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage on V <sub>CC</sub> relative to GND		-0.5	7	V
VI	Input voltage		-0.5	V <sub>CC</sub> + 0.5	V
Vo	Output voltage		-0.5	V <sub>CC</sub> + 0.5	V
I <sub>IOK</sub>	Input-output clamp current	V <sub>IO</sub> < 0 or V <sub>IO</sub> > V <sub>CC</sub>	-50	50	mA
Io	Continuous output current	$V_{\rm O}$ = 0 to $V_{\rm CC}$	-50	50	mA
		Push-pull 1X		12	
	Maritime PO and Although a sharing	Push-pull 2X		17	mA
I <sub>DC</sub>	Maximum average or DC current (through each pin)	Open-drain NMOS 1X		18	IIIA
		Open-drain NMOS 2X		28	
T <sub>J</sub>	Junction temperature			150	°C
T <sub>stg</sub>	Storage temperature		-65	150	°C

<sup>(1)</sup> Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute Maximum Ratings do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If used outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.

## 5.2 ESD Ratings

			VALUE	UNIT
V		Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins <sup>(1)</sup>	±2000	\ \ \ \
V <sub>(ESD)</sub>	ŭ	Charged device model (CDM), per ANSI/ESDA/JEDEC specification JS-002, all pins <sup>(2)</sup>	±1000	

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

## **5.3 Recommended Operating Conditions**

over operating free-air temperature range (unless otherwise noted)

			V <sub>cc</sub>	MIN	MAX	UNIT	
V <sub>CC</sub>	Supply voltage			1.65	5.5	V	
VI	Input voltage	· •		0	V <sub>CC</sub>	V	
Vo	Output voltage			0	V <sub>CC</sub>	V	
	High-level input voltage	Logic input	1.65V to 5.5V	0.53 × V <sub>CC</sub>			
.,		High-level input voltage		1.8V ± 0.15V	0.90		V
V <sub>IH</sub>		Low-voltage logic input	3.3V ± 0.3V	1.08		V	
			5V ± 0.5V	1.23			
		Logic input	1.65V to 5.5V		0.36 × V <sub>CC</sub>		
.,	Low level input veltage		1.8V ± 0.15V		0.46	\/	
V <sub>IL</sub>	Low-level input voltage	Low-voltage logic input	3.3V ± 0.3V		0.63	V	
			5V ± 0.5V		0.74		
T <sub>A</sub>	Ambient temperature			-40	125	°C	

Submit Document Feedback



## **5.4 Thermal Information**

		TPLD801-Q1	
	THERMAL METRIC <sup>(1)</sup>	DRL (SOT-5X3)	UNIT
		8-PIN	
R <sub>0JA</sub>	Junction-to-ambient thermal resistance	118.4	°C/W
R <sub>0JC(top)</sub>	Junction-to-case (top) thermal resistance	77.1	°C/W
R <sub>0JB</sub>	Junction-to-board thermal resistance	26.5	°C/W
$\Psi_{JT}$	Junction-to-top characterization parameter	3.9	°C/W
$\Psi_{JB}$	Junction-to-board characterization parameter	25.9	°C/W
R <sub>0JC(bot)</sub>	Junction-to-case (bottom) thermal resistance		°C/W

<sup>(1)</sup> For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

## 5.5 Electrical Characteristics

over operating free-air temperature range (unless otherwise noted)

	PARAMET	ER	TEST CONDITIONS	V <sub>CC</sub>	MIN	TYP	MAX	UNIT
Supply	and Power-on Reset							
V <sub>PORR</sub>	Power-on reset voltage, V	<sub>CC</sub> rising	$V_I = V_{CC}$ or GND, $I_O = 0$	1.65V to 5.5V	1.04	1.30	1.50	V
V <sub>PORF</sub>	Power-on reset voltage, V	<sub>CC</sub> falling	$V_I = V_{CC}$ or GND, $I_O = 0$	1.65V to 5.5V	0.98	1.17	1.33	V
t <sub>SU</sub>	Startup time		from V <sub>CC</sub> rising past V <sub>PORR</sub>	1.65V to 5.5V		270		μs
V <sub>PP</sub>	Programming voltage			1.65V to 5.5V	7.5	8	8.5	V
Digital	10						•	
				1.8V ± 0.15V	0.92		1.29	
$V_{T+}$	Positive-going input threshold voltage	Logic Input with Schmitt Trigger		3.3V ± 0.3V	1.55		2.17	V
		990.		5V ± 0.5V	2.21		3.19	
				1.8V ± 0.15V	0.56		0.96	
$V_{T-}$	Negative-going input threshold voltage	Logic Input with Schmitt Trigger		3.3V ± 0.3V	1.10		1.79	V
		Inggor		5V ± 0.5V	1.63		2.70	
	Schmitt trigger hysteresis (V <sub>T+</sub> - V <sub>T-</sub> )			1.8V ± 0.15V	0.23		0.49	
				3.3V ± 0.3V	0.33		0.54	V
		995.		5V ± 0.5V	0.42		0.66	
V	Lligh level output voltage	Push-pull 1X or Open- drain PMOS 1X		1.0)/ 1.0.15)/	1.626			V
V <sub>OH</sub>	High-level output voltage	Push-pull 2X or Open- drain PMOS 2X	- I <sub>OH</sub> = -100μA	1.8V ± 0.15V	1.636			V
V	Lligh level output voltage	Push-pull 1X or Open- drain PMOS 1X	1 = 2mA	2 2)/ + 0 2)/	2.710			V
V <sub>OH</sub>	High-level output voltage	Push-pull 2X or Open- drain PMOS 2X	- I <sub>OH</sub> = -3mA	3.3V ± 0.3V	2.820			V
V	Lligh level output veltage	Push-pull 1X or Open- drain PMOS 1X	I = 5mA	5\/ + 0 5\/	4.120			V
V <sub>OH</sub>	High-level output voltage	Push-pull 2X or Open- drain PMOS 2X	- I <sub>OH</sub> = -5mA	5V ± 0.5V	4.240			V
		Push-pull 1X					0.009	
V	Law layed autaut valta	Push-pull 2X		1.0\/ 1.0.15\/			0.005	W
$V_{OL}$	Low-level output voltage	Open-drain NMOS 1X	I <sub>OL</sub> = 100μA   1	1.8V ± 0.15V			0.009	V
		Open-drain NMOS 2X					0.005	



over operating free-air temperature range (unless otherwise noted)

	PARAMET	ER	TEST CONDITIONS	V <sub>CC</sub>	MIN	TYP	MAX	UNIT
		Push-pull 1X					0.118	
\	Low lovel output voltage	Push-pull 2X		2 2)/ + 0 2)/			0.076	\ /
$V_{OL}$	Low-level output voltage	Open-drain NMOS 1X	I <sub>OL</sub> = 3mA	$3.3V \pm 0.3V$			0.118	V
		Open-drain NMOS 2X					0.076	
	Low-level output voltage	Push-pull 1X					0.139	
V		Push-pull 2X		EV + 0 EV			0.096	V
$V_{OL}$		Open-drain NMOS 1X		5V ± 0.5V			0.139	V
		Open-drain NMOS 2X					0.096	
I <sub>I</sub>	Input leakage current	All min a	$V_I = V_{CC}$	1.65V to 5.5V			±1	
		age current All pins	V <sub>I</sub> = GND	1.65V to 5.5V			±1	μΑ
		1				1		ΜΩ
R <sub>pu(int)</sub>	Internal pull-up resistance					100		kΩ
						10		kΩ
						1		ΜΩ
R <sub>pd(int)</sub>	Internal pull-down resistar	nce				100		kΩ
						10		kΩ
						1		ΜΩ
R <sub>pd(int)</sub> _	Internal pull-down resistance - GPI/IN0					100		kΩ
GPI						15		kΩ

# **5.6 Supply Current Characteristics**

 $T_A = 25^{\circ}C$  (unless otherwise noted)

	DADA	METER	TEST	V <sub>CC</sub> = '	$V_{CC} = 1.8V \pm 0.15V$ $V_{CC} = 3.3V \pm 0.3V$			$V_{CC} = 5V \pm 0.5V$			UNIT		
	PARA	AIVIE I EK	CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	UNIT
Stanc	lby					•							
Icc	Quiescent current		Inputs = static, Outputs = open, I <sub>O</sub> = 0, OSC powered off		1.04			1.10			0.95		μΑ
Oscil	lator					•							
	Quiescent	OSC0 enabled:	Predivide = 1		6.33			8.23			12.67		
I <sub>CC</sub>	current	25kHz	Predivide = 8		6.56			8.23			12.44		μA
	Quiescent	Quiescent Ooco enabled. Zivii iz	Predivide = 1		61.05			70.08			88.78		μA
Icc	current		Predivide = 8		48.86			57.90			76.13		μΑ

Submit Document Feedback



# **5.7 Switching Characteristics**

over operating free-air temperature range (unless otherwise noted)

		PARAMETER	V <sub>CC</sub>	MIN TYP	MAX	UNIT
Digita	I IO					
		Digital input without Schmitt trigger to Push-pull output - Rising	- 1.8V ± 0.15V	46.9		
		Digital input without Schmitt trigger to Push-pull output - Falling	- 1.6V ± 0.15V	39.5		
	Dolov	Digital input without Schmitt trigger to Push-pull output - Rising	2 2)/ + 0 2)/	27.3		
t <sub>pd</sub>	Delay	Digital input without Schmitt trigger to Push-pull output - Falling	- 3.3V ± 0.3V	26.4		ns
		Digital input without Schmitt trigger to Push-pull output - Rising	5)/ . 0 5)/	22.3		
		Digital input without Schmitt trigger to Push-pull output - Falling	- 5V ± 0.5V	22.5		
		Digital input with Schmitt trigger to Push-pull output - Rising	4.0)/ + 0.45)/	50.8		
		Digital input with Schmitt trigger to Push-pull output - Falling	- 1.8V ± 0.15V	42.2		
	Delay	Digital input with Schmitt trigger to Push-pull output - Rising	2 2)/ : 2 2)/	29.7		
t <sub>pd</sub>	Delay	Digital input with Schmitt trigger to Push-pull output - Falling	- 3.3V ± 0.3V	27.2		ns
		Digital input with Schmitt trigger to Push-pull output - Rising	5)( , 0 5)(	24.2		
		Digital input with Schmitt trigger to Push-pull output - Falling	5V ± 0.5V	22.8		
		Low-voltage digital input to Push-pull output - Rising	4 0) ( + 0 45) (	45.6		
		Low-voltage digital input to Push-pull output - Falling	1.8V ± 0.15V	49.5		
		Low-voltage digital input to Push-pull output - Rising	0.014 + 0.014	25.4		
t <sub>pd</sub>	Delay	Low-voltage digital input to Push-pull output - Falling	3.3V ± 0.3V	33.0		ns
		Low-voltage digital input to Push-pull output - Rising	E\/ + 0 E\/	19.6		
		Low-voltage digital input to Push-pull output - Falling	5V ± 0.5V	31.5		
		Digital input without Schmitt trigger to Open-drain NMOS output - Rising	- 1.8V ± 0.15V	57.0		
		Digital input without Schmitt trigger to Open-drain NMOS output - Falling	1.60 ± 0.130	39.3		
	Dolov	Digital input without Schmitt trigger to Open-drain NMOS output - Rising	2 2)/ + 0 2)/	47.8		
t <sub>pd</sub>	Delay	Digital input without Schmitt trigger to Open-drain NMOS output - Falling	- 3.3V ± 0.3V	26.2		ns
		Digital input without Schmitt trigger to Open-drain NMOS output - Rising	EV 1 0 5V	38.2		
		Digital input without Schmitt trigger to Open-drain NMOS output - Falling	- 5V ± 0.5V	22.3		
			1.8V ± 0.15V	45.9		
t <sub>pd</sub>	Delay	Output enable from pin, OE, Hi-Z to 1 - Rising	3.3V ± 0.3V	27.3		ns
			5V ± 0.5V	22.4		
			1.8V ± 0.15V	41.1		
t <sub>pd</sub>	Delay	Output enable from pin, OE, Hi-Z to 0 - Falling		24.5		ns
			5V ± 0.5V	19.6		



		PARAMETER	V <sub>CC</sub>	MIN	TYP	MAX	UNIT
		2-bit LUT - Rising			1.16		
		2-bit LUT - Falling	1.8V ± 0.15V		1.31		
		2-bit LUT - Rising			1.16		ns
pd	Delay	2-bit LUT - Falling	$3.3V \pm 0.3V$		1.31		
		2-bit LUT - Rising			1.16		
		2-bit LUT - Falling	5V ± 0.5V		1.31		
		3-bit LUT - Rising			1.04		
		3-bit LUT - Falling	1.8V ± 0.15V		1.26		
		3-bit LUT - Rising			1.04		ns
t <sub>pd</sub>	Delay	3-bit LUT - Falling	$3.3V \pm 0.3V$		1.26		
		3-bit LUT - Rising			1.04		
		3-bit LUT - Falling	5V ± 0.5V		1.26		
		4-bit LUT - Rising			1.62		
		4-bit LUT - Falling	1.8V ± 0.15V		1.99		
		4-bit LUT - Rising			1.62		ns
t <sub>pd</sub>	Delay	4-bit LUT - Falling	$3.3V \pm 0.3V$		1.99		
		4-bit LUT - Rising			1.62		
		4-bit LUT - Falling	5V ± 0.5V		1.99		
		Latch - Rising			1.32		
		Latch - Falling	1.8V ± 0.15V		1.34		
pd		Latch - Rising			1.32		
	Delay	Latch - Falling	3.3V ± 0.3V		1.34		ns
		Latch - Rising			1.32		-
		Latch - Falling	5V ± 0.5V		1.34		
		Latch nRST/nSET - Rising			1.43		-
		Latch nRST/nSET - Falling	1.8V ± 0.15V		1.46		
		Latch nRST/nSET - Rising			1.43		
$t_{\sf pd}$	Delay	Latch nRST/nSET - Falling	3.3V ± 0.3V		1.46		ns
		Latch nRST/nSET - Rising			1.43		
		Latch nRST/nSET - Falling	5V ± 0.5V		1.46		
Cour	iter/Delay						<u> </u>
		CNT/DLY - Rising			2.61		
		CNT/DLY - Falling	1.8V ± 0.15V		2.59		
		CNT/DLY - Rising			2.61		
$t_{pd}$	Delay	CNT/DLY - Falling	3.3V ± 0.3V		2.59		ns
		CNT/DLY - Rising			2.61		
		CNT/DLY - Falling	5V ± 0.5V		2.59		
Oscil	lator						
			1.8V ± 0.15V	-5		5	
forr	Oscillator frequency error	OSC0 25 kHz	$3.3V \pm 0.3V$	<u>-5</u>		5	%
err	Oscillator frequency error	COO ZO MIZ	5V ± 0.5V	-5 -5		5	'0
		T. Control of the Con	U V ± U.U V	-5		J	I
			1 8\/ + 0 15\/	-5		5	
f <sub>err</sub>	Oscillator frequency error	OSC0 2 MHz	$1.8V \pm 0.15V$ $3.3V \pm 0.3V$	-5 -5		5 5	%

Submit Document Feedback



over operating free-air temperature range (unless otherwise noted)

		PARAMETER	V <sub>CC</sub>	MIN TYP	MAX	UNIT
			1.8V ± 0.15V	14.3		
t <sub>d_osc</sub>	Oscillator startup delay	OSC0 25 kHz (Auto power on)	3.3V ± 0.3V	14.2		μs
_			5V ± 0.5V	14.1		
			1.8V ± 0.15V	6.24		μs
t <sub>d_osc</sub>	Oscillator startup delay	OSC0 2 MHz (Auto power on)	3.3V ± 0.3V	6.43		
_			5V ± 0.5V	6.64		
			1.8V ± 0.15V	1		
t <sub>set osc</sub>	Oscillator startup settling time	OSC0 25 kHz (Auto power on)	3.3V ± 0.3V	1		μs
_			5V ± 0.5V	1		
			1.8V ± 0.15V	7		
t <sub>set osc</sub>	Oscillator startup settling time	startup settling time OSC0 2 MHz (Auto power on)	3.3V ± 0.3V	7		μs
_			5V ± 0.5V	7		
t <sub>d_err</sub>	Delay error	OSC (Forced power on)	1.65V to 5.5V	0	1	CLK cycle
Progra	mmable Filter					
			1.8V ± 0.15V	138.0		
t <sub>pflt_pw</sub>	Pulse width, 1 cell	PFLT mode: (any) edge detect, edge detect output	3.3V ± 0.3V 141.3		ns	
			5V ± 0.5V	141.7		
			1.8V ± 0.15V	232.6		ns
t <sub>pflt_pw</sub>	Pulse width, 2 cells	PFLT mode: (any) edge detect, edge detect output	3.3V ± 0.3V	236.0		
			5V ± 0.5V	236.5		
		dth, 3 cells PFLT mode: (any) edge detect, edge detect output	1.8V ± 0.15V	326.8		ns
t <sub>pflt_pw</sub>	Pulse width, 3 cells		3.3V ± 0.3V	330.5		
			5V ± 0.5V	330.9		
			1.8V ± 0.15V	420.9		
t <sub>pflt pw</sub>	Pulse width, 4 cells	PFLT mode: (any) edge detect, edge detect output	3.3V ± 0.3V	424.7		ns
			5V ± 0.5V	425.0		
			1.8V ± 0.15V	67.4		
t <sub>pflt_pd</sub>	Delay, any cells	PFLT mode: (any) edge detect, edge detect output	3.3V ± 0.3V	48.7		ns
			5V ± 0.5V	43.7		
			1.8V ± 0.15V	208.4		
t <sub>pflt_d</sub>	Delay, 1 cell	PFLT mode: both edge delay (shared macrocell inputs)	3.3V ± 0.3V	191.5		ns
		inputs)	5V ± 0.5V	186.9		
			1.8V ± 0.15V	303.3		$\vdash$
t <sub>pflt_d</sub>	Delay, 2 cells	PFLT mode: both edge delay (shared macrocell inputs)	3.3V ± 0.3V	286.3		ns
		inputs)	5V ± 0.5V	281.5		†
			1.8V ± 0.15V	397.7		
t <sub>pflt_d</sub>	Delay, 3 cells	PFLT mode: both edge delay (shared macrocell	3.3V ± 0.3V	380.6		ns
_		inputs)	5V ± 0.5V	375.9		
			1.8V ± 0.15V	491.9		
t <sub>pflt_d</sub>	Delay 4 Cells	PFLT mode: both edge delay (shared macrocell	3.3V ± 0.3V	474.6		ns
	-	inputs)	5V ± 0.5V	469.8		




## **6 Parameter Measurement Information**

Phase relationships between waveforms were chosen arbitrarily. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  1MHz,  $Z_O = 50\Omega$ ,  $t_t < 2.5$  ns.


For clock inputs,  $f_{max}$  is measured when the input duty cycle is 50%.

The outputs are measured one at a time with one input transition per measurement.



(1) C<sub>L</sub> includes probe and test-fixture capacitance.

Figure 6-1. Load Circuit for 3-State Outputs



(1) C<sub>L</sub> includes probe and test-fixture capacitance.

Figure 6-3. Load Circuit for Push-Pull Outputs





Figure 6-5. Voltage Waveforms, Setup and Hold Times



(1) C<sub>L</sub> includes probe and test-fixture capacitance.

Figure 6-2. Load Circuit for Open-Drain Outputs





Figure 6-4. Voltage Waveforms, Pulse Duration



(1) The greater between t<sub>PLH</sub> and t<sub>PHL</sub> is the same as t<sub>pd</sub>.

Figure 6-6. Voltage Waveforms Propagation Delays







Figure 6-7. Voltage Waveforms Propagation Delays

(1) The greater between  $t_{\text{PLZ}}$  and  $t_{\text{PZL}}$  is the same as  $t_{\text{pd}}$ .

Figure 6-8. Voltage Waveforms Propagation Delays



(1) The greater between  $t_r$  and  $t_f$  is the same as  $t_t$ .

Figure 6-9. Voltage Waveforms, Input and Output Transition Times



## 7 Detailed Description

## 7.1 Overview

The TPLD801-Q1 is part of the TI programmable logic device (TPLD) family of devices that feature versatile programmable logic ICs with combinational logic, sequential logic, and analog blocks to provide an integrated, compact, low power solution to implement common system functions.

The TPLD801-Q1 has one GPI and five GPIOs that can be configured as a digital input, digital output, or digital input/output.

The TPLD801-Q1 has a system of interconnects, further referred to as the connection mux, to configure the routing of internal macro-cells and I/O pins. Each connection mux input is hardwired to a specific digital macro-cell output, such as digital I/O and lookup tables. The connection mux allows each of the digital inputs to only connect to one output so that bus contention does not occur.

The TPLD801-Q1 features the following macro-cells:


- · Configurable use logic blocks
  - Two 2-bit lookup tables (LUT)
  - Two 3-bit LUTs
  - Two 2-bit LUTs or D-type flip-flops (DFF)/latches
  - Two 3-bit LUTs or DFF/latches with reset/set option
  - One 3-bit LUT or pipe delay
  - One 4-bit LUT or 8-bit counter (CNT) or delay generator (DLY)
- Three 8-bit CNT/DLY
- One programmable deglitch filter (PFLT) or edge detector (EDET)
- One oscillator (OSC) to generate either a 25-kHz or 2-MHz clock

The InterConnect Studio software environment enables a simple drag-and-drop interface to build custom circuit designs and configure the macro-cells, I/O pins, and interconnections. In addition to circuit creation, InterConnect Studio has the ability to simulate digital and analog functionality to verify designs and provide a typical power consumption estimate. Once circuit designs are finalized, InterConnect Studio can temporarily emulate the design in the non-volatile memory or permanently program the one-time programmable (OTP). The OTP can be locked to prevent readback of its contents.

Submit Document Feedback



## 7.2 Functional Block Diagram






Figure 7-1. TPLD801-Q1 Functional Block Diagram



## 7.3 Feature Description

#### 7.3.1 I/O Pins

TPLD801-Q1 has one input and five multifunction I/O pins. GPIO pins can function as either a user defined input, output, or a special function.

Input modes: The following options are available when configuring pins as an input:

- Digital input without Schmitt-trigger
- · Digital input with Schmitt-trigger
- Low-voltage digital input

The low-voltage digital input has lower  $V_{IH}/V_{IL}$  specifications than the digital input without Schmitt trigger. This allows for up-translation from any voltage domain lower than  $V_{CC}$  that meets the low-voltage digital input  $V_{IH}$  and  $V_{II}$  specifications. The following pins also have the option to serve a special function:

• IO1: external clock input

**Output modes**: The following options are available with programmable drive strength when configuring pins as an output:

- 1x push-pull output
- · 2x push-pull output
- · 1x open-drain NMOS output
- 2x open-drain NMOS output
- 1x open-drain PMOS output
- 2x open-drain PMOS output

**Pull-up/Pull-down Resistors**: All I/O pins have the option of user-selectable resistors that can be connected to the pin structure. The selectable values on these resistors are  $10k\Omega$ ,  $100k\Omega$  and  $1M\Omega$ . The internal resistors can be configured as either pull-up or pull-down. When designing in InterConnect Studio, any pin left unused in a design are configured with a  $1M\Omega$  pull-down by default. Furthermore, following a power-on event, all ports are in a Hi-Z state until the power-on reset sequence has completed.

**Table 7-1. Pin Configuration Options** 

GPIO	IO selection	OE	IO options	Resistor	Resistor value (Ω)
	PIN not used	_	_	Pull-Down	1M
			Digital in without Schmitt trigger	Floating	_
IN0	Digital input 0		Digital in with Schmitt trigger		10k
		Low-voltage digital input	Pull-Down	100k	
					1M

NOTE: GPI/IN0 also has the option to reset the chip while powered on. Unlike POR, External Reset affects only GPI, LUTs, DLY, OSC, DFFs, Latches, Pipe Delay, Matrix, and GPO. NVM remains in its previous state.

Users may select whether the External Reset is "Disabled", "Level sensitive", or "Edge triggered".

When "Level sensitive" is selected, if the input is High, then the device is in reset mode where all internal devices are reset. When this pin goes Low, then the device will begin the reset power on sequence.

When "Edge triggered" is selected, the edge detector can be configured to Rising edge or Falling edge, and an edge on GPI/IN0 resets the device and begins the reset power on sequence.

Product Folder Links: TPLD801-Q1



**Table 7-1. Pin Configuration Options (continued)** 

GPIO	IO selection	OE	IO options	Resistor	Resistor value (Ω)
	Pin not used	_	_	Pull Down	1M
			Digital in without Schmitt trigger	Floating	_
			Digital in with Schmitt trigger Low-voltage digital input		10k
			Low-voltage digital input	Pull-Up	100k
	Digital input	0			1M
					10k
				Pull-Down	100k
					1M
	Digital output 1		Push-pull (1X, 2X)	Floating	_
			Open-drain NMOS (1X, 2X) Open-drain PMOS (1X, 2X)	Floating	_
104 100		1		Pull-Up	10k
IO1, IO2, IO4, IO5					100k
10 1,100		'			1M
				Pull-Down	10k
					100k
					1M
			Open-drain NMOS (1X, 2X)	Floating	_
					10k
				Pull-Up	100k
	Digital input/output	1			1M
					10k
				Pull-Down	100k
					1M



**Table 7-1. Pin Configuration Options (continued)** 

GPIO	IO selection	OE	IO options	Resistor	Resistor value (Ω)
	Pin not used	_	_	Pull-Down	1M
			Digital in with Schmitt trigger	Floating	_
					10k
			Low-voltage digital input	Pull-Up	100k
	Digital input	0			1M
					10k
				Pull-Down	100k
					1M
			Push-pull (1X, 2X)	Floating	_
	Digital output 1/0	1/0	Open-drain NMOS (1X, 2X) 3-state output (1X, 2X)  1/0	Floating	_
				Pull-Up	10k
					100k
IO3					1M
				Pull-Down	10k
					100k
					1M
			Digital in without Schmitt trigger Digital in with Schmitt trigger Low-voltage digital input)	Floating	_
					10k
			Low-voitage digital input)	Pull-Up	100k
		0			1M
	Digital input/output				10k
				Pull-Down	100k
					1M
	1	1	Push-pull (1X, 2X) Open-drain NMOS (1X, 2X)	Shared with above	

Submit Document Feedback



#### 7.3.2 Connection Mux

The TPLD801-Q1 has a system of interconnects, referred to as the connection mux, to configure the routing of internal macro-cells and I/O pins. The connection mux has 32 inputs and 44 outputs. Each of the 32 inputs of the connection mux is hardwired to particular macro-cells, including I/O pins, LUTs, analog comparators, other digital resources, VCC, and GND. The input to a digital macro-cell uses a 5-bit register to select one of these 32 input lines.

## 7.3.3 Configurable Use Logic Blocks

Combinational logic is supported via lookup tables (LUTs) within the TPLD801-Q1 including two 2-bit LUTs and two 3-bit LUTs. Inputs and outputs for the combination function macro-cells are configured from the connection mux with specific logic functions being defined by the state of OTP bits.

The TPLD801-Q1 has seven combinational function blocks (macro-cells) that can serve more than one logic or timing function. In each case, they can serve as a Lookup Table (LUT), or as another logic or timing function. See the list below for the functions that can be implemented in these logic blocks:

- Two 2-bit LUTs
- Two 3-bit LUTs
- Two 2-bit LUTs or D-type flip-flops/latches
- Two 3-bit LUTs or D-type flip-flops/latches with reset/set option
- One 3-bit LUT or Pipe delay
- One 4-bit LUT or 8-bit Counter/delay generator

#### 7.3.3.1 2-Bit LUT macro-cell

When used to implement LUT functions, the 2-bit LUT takes in two input signals from the connection mux and produces a single output, which goes back into the connection mux.




Figure 7-2. 2-bit LUT Block Diagram

These LUTs can be configured to any 2-input user defined function, including the following standard digital logic functions: AND, NAND, OR, NOR, XOR, XNOR, INV.

Table 7-2 shows the truth table for a 2-bit LUT.

Table 7-2. 2-bit LUT Truth Table

IN1	IN0	OUT	
0	0		
0	1	User defined	
1	0	Oser defined	
1	1		

Each 2-bit LUT has 4 bits in the OTP to define their output function.



#### 7.3.3.2 3-Bit LUT macro-cell

When used to implement LUT functions, the 3-bit LUT takes in three input signals from the connection mux and produces a single output, which goes back into the connection mux.




Figure 7-3. 3-bit LUT Block Diagram

These LUTs can be configured to any 3-input user defined function, including the following standard digital logic functions: AND, NAND, OR, NOR, XOR, XNOR, INV.

Table 7-3 shows the truth tables for a 3-bit LUT.

Table 7-3. 3-bit LUT Truth Table

IN2	IN1	IN0	OUT
0	0	0	
0	0	1	
0	1	0	
0	1	1	User defined
1	0	0	Oser defined
1	0	1	
1	1	0	
1	1	1	

Each 3-bit LUT has 8 bits in the OTP to define their output function.

## 7.3.3.3 2-Bit LUT or D Flip-Flop/Latch macro-cell

This configurable use logic block can serve as either a 2-bit LUT, or as a D flip-flop or latch.




Figure 7-4. 2-bit LUT or DFF/Latch Block Diagram

When used to implement LUT functions, the 2-bit LUT takes in two input signals from the connection mux and produces a single output, which goes back into the connection mux. These LUTs can be configured to any

Submit Document Feedback



2-input user defined function, including the following standard digital logic functions: AND, NAND, OR, NOR, XOR, XNOR, INV.

Table 7-4 shows the truth table for a 2-bit LUT.

#### Table 7-4. 2-bit LUT Truth Table

IN1	IN0	OUT	
0	0		
0	1	User defined	
1	0	User delined	
1	1		

Each 2-bit LUT has 4 bits in the OTP to define their output function.

When used to implement a sequential logic element, the two input signals from the connection mux go to the data (D) and clock (CLK) inputs of the flip-flop or latch, with the output going back to the connection mux. This macro-cell has initial state parameters, as well as clock and output polarity parameters.

The operation of the D flip-flop/latch will follow the functional descriptions below:

- The clock polarity is configurable and can be set to non-inverted (CLKPOL = 0, CLK) or inverted (CLKPOL = 1, nCLK).
  - DFF with CLK: CLK is rising edge triggered, then Q = D; otherwise Q will not change.
  - DFF with nCLK: CLK is falling edge triggered, then Q = D; otherwise Q will not change.
  - Latch with CLK: when CLK is Low, then Q = D; otherwise Q remains its previous value (input D has no effect on the output, when CLK is High).
  - Latch with nCLK: when CLK is High, then Q = D; otherwise Q remains its previous value (input D has no effect on the output, when CLK is Low).
- The output polarity is configurable and can be set to non-inverted (Q) or inverted (nQ).

Table 7-5 and Table 7-6 show the truth tables for the D flip-flop and D latch, respectively.

Table 7-5. D Flip-Flop Truth Table

CLKPOL	CLK	D	Q	nQ
	↓	0	Q <sub>0</sub>	nQ <sub>0</sub>
0	1	0	0	1
0	<b>\</b>	1	$Q_0$	nQ <sub>0</sub>
	<b>↑</b>	1	1	0
	<b>\</b>	0	0	1
1	<b>↑</b>	0	$Q_0$	nQ <sub>0</sub>
'	Į.	1	1	0
	1	1	Q <sub>0</sub>	nQ <sub>0</sub>

Table 7-6. D Latch Truth Table

CLKPOL	CLK	D	Q	nQ
	0	0	0	1
0	1	0	$Q_0$	nQ <sub>0</sub>
0	0	1	1	0
	1	1	Q <sub>0</sub>	nQ <sub>0</sub>



CLKPOL	CLK	D	Q	nQ
	0	0	Q <sub>0</sub>	nQ <sub>0</sub>
1	1	0	0	1
'	0	1	Q <sub>0</sub>	nQ <sub>0</sub>
	1	1	1	0

## 7.3.3.4 3-Bit LUT or D Flip-Flop/Latch with Set/Reset macro-cell

This configurable use logic blocks can serve as either a 3-bit LUT, or as a D flip-flop or latch with a reset or set.




Figure 7-5. 3-bit LUT or DFF/Latch with nRST/nSET Block Diagram

When used to implement LUT functions, the 3-bit LUT takes in three input signals from the connection mux and produces a single output, which goes back into the connection mux. These LUTs can be configured to any 3-input user defined function, including the following standard digital logic functions: AND, NAND, OR, NOR, XOR, XNOR, INV.

Table 7-7 shows the truth table for a 3-bit LUT.

Table 7-7. 3-bit LUT Truth Table

IN2	IN1	IN0	OUT
0	0	0	
0	0	1	
0	1	0	
0	1	1	User defined
1	0	0	Oser defined
1	0	1	
1	1	0	
1	1	1	

Each 3-bit LUT has 8 bits in the OTP to define their output function.

Submit Document Feedback



When used to implement a sequential logic element, the three input signals from the connection mux go to the data (D), clock (CLK), and reset/set (nRST/nSET) inputs for the flip-flop or latch, with the output going back to the connection mux. This macro-cell has initial state, clock polarity, reset/set polarity, and output polarity parameters.

The operation of the D flip-flop/latch will follow the function descriptions below:

- The clock polarity is configurable and can be set to non-inverted (CLKPOL = 0, CLK) or inverted (CLKPOL = 1, nCLK).
  - DFF with CLK: CLK is rising edge triggered, then Q = D; otherwise Q will not change.
  - DFF with nCLK: CLK is falling edge triggered, then Q = D; otherwise Q will not change.
  - Latch with CLK: when CLK is Low, then Q = D; otherwise Q remains its previous value (input D has no effect on the output, when CLK is High).
  - Latch with nCLK: when CLK is High, then Q = D; otherwise Q remains its previous value (input D has no effect on the output, when CLK is Low).
- These DFF/latches have an option for an active-low reset or set.
  - nRST: when the input is high, the DFF/latch is in normal operation; and when low, Q is reset to 0.
  - nSET: when the input is high, the DFF/latch is in normal operation; and when low, Q is set to 1.
- If reset/set is not desired, users may tie this input to V<sub>CC</sub> or another constant high source.
- The output polarity is configurable and can be set to non-inverted (Q) or inverted (nQ).

Table 7-8 and Table 7-9 show the truth tables for the D flip-flop and D latch with reset/set, respectively.

Table 7-8. D Flip-Flop with nRST/nSET Truth Table

Table 7-6. D Filp-Flop with IRS1/IISE1 Truth Table											
nRST	nSET	CLKPOL	CLK	D	Q	nQ					
0	_		X	Х	0	1					
_	0		X	Х	1	0					
		0	<u> </u>	0	$Q_0$	nQ <sub>0</sub>					
4	4	0	1	0	0	1					
l l	1		<u> </u>	1	$Q_0$	nQ <sub>0</sub>					
									1	1	1
0	_		Х	Х	0	1					
_	0		X	Х	1	0					
	1 1				1	<u> </u>	0	0	1		
4		1	1	0	$Q_0$	nQ <sub>0</sub>					
l l			<u> </u>	1	1	0					
			1	1	$Q_0$	nQ <sub>0</sub>					

## Table 7-9. D Latch with nRST/nSET Truth Table

nRST	nSET	CLKPOL	CLK	D	Q	nQ	
0	_		Х	Х	0	1	
_	0		Х	X	1	0	
		0	0	0	0	1	
1	1	1		1	0	Q <sub>0</sub>	nQ <sub>0</sub>
'	ı		0	1	1	0	
			1	1	Q <sub>0</sub>	nQ <sub>0</sub>	



nRST	nSET	CLKPOL	CLK	D	Q	nQ							
0	_		X	Х	0	1							
_	0		X	Х	1	0							
		4	0	0	Q <sub>0</sub>	nQ <sub>0</sub>							
4	1	ı	1	0	0	1							
'	I									0	1	Q <sub>0</sub>	nQ <sub>0</sub>
			1	1	1	0							

### 7.3.3.5 3-Bit LUT or Pipe Delay macro-cell

This macro-cell can serve as either a 3-bit LUT or as a pipe delay.




Figure 7-6. 3-bit LUT or Pipe delay block diagram

When used to implement LUT functions, the 3-bit LUT takes in three input signals from the connection mux and produces a single output, which goes back into the connection mux. These LUTs can be configured to any 3-input user defined function, including the following standard digital logic functions: AND, NAND, OR, NOR, XOR, XNOR, INV.

Table 7-10 shows the truth table for a 3-bit LUT.

Submit Document Feedback

Table 7	′-10	3-hit	I LIT '	Truth	Table
I able 1	- ı v.	J-DIL	LUI	HUUH	Iable

IN2	IN1	IN0	OUT
0	0	0	
0	0	1	
0	1	0	
0	1	1	User defined
1	0	0	Oser defined
1	0	1	
1	1	0	
1	1	1	

Each 3-bit LUT has 8 bits in the OTP to define their output function.

When used to implement a pipe delay, the three input signals from the connection mux go to the delay input (IN), clock (CLK), and reset (nRST) inputs for the flip-flop or latch, with two outputs going back to the connection mux. With this macro-cell, users can select the number of delay stages per output (from 1 to 8) and the output polarity for OUT1.

The pipe delay is an 8-stage delay composed of 8 DFFs. The DFF cells are tied in series where the output of each delay cell goes to the next DFF cell. There are delay output points for each set of the OUT0 and OUT1 outputs to a mux that is used to control the selection of the amount of delay for each pipe delay output.

For normal pipe delay functionality, the nRST input should be high. If nRST input is low, the pipe delay macrocell is in a reset state and all outputs are low.

Figure 7-7 shows an example of the pipe delay macro-cell with 2 stages of delay selected.




Figure 7-7. Pipe Delay Macro-Cell Timing Example (Delay = 2)

## 7.3.3.6 4-Bit LUT or 8-Bit Counter/Delay macro-cell

This macro-cell can serve as either a 4-bit LUT or as a counter/delay generator (CNT/DLY).






Figure 7-8. 4-bit LUT or 8-bit CNT/DLY Block Diagram

When used to implement LUT functions, the 4-bit LUT takes in four input signals from the connection mux and produces a single output, which goes back into the connection mux. This LUT can be configured to any 4-input user defined function, including the following standard digital logic functions: AND, NAND, OR, NOR, XOR, XNOR, INV.

Table 7-11 shows the truth table for a 4-bit LUT.

Submit Document Feedback

Table 7-11. 4-bit LUT Truth Table

IN3	IN2	IN1	IN0	OUT
0	0	0	0	
0	0	0	1	
0	0	1	0	
0	0	1	1	
0	1	0	0	
0	1	0	1	
0	1	1	0	
0	1	1	1	User defined
1	0	0	0	Oser defined
1	0	0	1	
1	0	1	0	
1	0	1	1	
1	1	0	0	
1	1	0	1	
1	1	1	0	
1	1	1	1	

Each 4-bit LUT has 16 bits in the OTP to define their output function.

When used to implement 8-bit counter/delay function, the two input signals from the connection mux go to the clock (CLK) and reset (RST/DLY IN) for the counter/delay macro-cell, with the output going back to the connection mux. As a counter, the macro-cell counts to the given data value and generates a pulse when it reaches the set value or is reset. As a delay, it postpones rising and/or falling edges for the duration that is a function of the register value.

For more information on CNT/DLY macro-cell, see Section 7.3.4.

## 7.3.4 8-Bit Counters and Delay Generators (CNT/DLY)

The counters/delay generators are 8-bit, supporting counter data values from 1 to 255. For flexibility, the clock source for each of these macro-cells can be configured as the internal oscillator, a divided clock derived from an oscillator (OSC/4, /12, /24, /64, /4096), or an external clock source coming from the connection mux. There is also the option to chain from the output of the previous CNT/DLY macro-cell to implement longer counter/delay circuits. Note that the counter/delay macro-cell is rising edge triggered, that is the counter will increment/decrement on rising clock edges.






Figure 7-9. CNT/DLY Block Diagram




Figure 7-10. CNT/DLY3 Block Diagram

As a counter/delay (CNT/DLY) macro-cell, users may select from the following modes: delay, counter.

DLY3 also has an optional edge detector that will generate a short pulse on the specified edge in addition to the delayed output.

### 7.3.4.1 Delay Mode

When configured as a Delay generator (DLY), this macro-cell delays the input based on counter DATA and CLK input frequency and postpones rising and/or falling edges. The edge on which to delay is selected by the Edge select parameter and can be configured as:

- Rising: only delay on rising edges of IN.
- Falling: only delay on falling edges of IN.
- Both: delay on both rising and falling edges of IN.

For delay applications, it is recommended to use larger counter data values for less error. If an input pulse width is shorter than the specified delay time, the pulse will be filtered out. This feature can be useful for deglitching.

If the on-chip oscillator is used, a delay error or offset is introduced depending on whether the OSC is set to "forced power on" or "auto power on". An additional 2 clock cycles are included in the delay calculation for clock synchronization, but there is an option to bypass the clock sync.

The delay time is calculated by DELAY = (DATA +  $(t_{d err} \text{ or } t_{d os}) + 2)/f_{CLK}$ .

When the OSC is set to "auto power on" and DLY macro-cells are triggered subsequently before the previous output is present, the OSC will continue to clock and the DLY will begin on the next rising edge. Thus, the subsequent delays can be calculated as if the OSC were set to "forced power on".

Submit Document Feedback



Figure 7-11 shows an example of the Delay macro-cell operation set to both edge delay and data = 1.




Figure 7-11. Delay output timing example (Both edge delay and DATA = 1)

Figure 7-12 shows an example timing of two different Delay macro-cells triggered consecutively with the OSC set to "auto power on".






Figure 7-12. Delay output timing example (2 Delay macro-cells, Both edge delay, DATA = 1, OSC power = auto)

#### 7.3.4.2 Reset Counter Mode

When configured as a Counter (CNT) and a valid edge appears on the IN input, this macro-cells resets the internal counter to 0 and begins counting down from DATA on the next rising clock edge. Then, the macro-cell outputs a pulse for the duration of one CLK period when the count reaches 0 and wrap around to the value in DATA. The counter will continually operate until another reset is recevied. The edge on which the Counter is reset is determined by the Edge select parameter and can be configured as:

- Rising: only rising edges of IN reset the counter.
- Falling: only falling edges of IN reset the counter.
- Both: both rising and falling edges of IN reset the counter.
- High Level Reset: the counter is reset to 0 whenever IN is High; after reset, the counter output stays Low until the next rising CLK edge, then operates normally.

The counter time is calculated by COUNT =  $(DATA + 1)/f_{CLK}$ . After a reset, an additional 2 clock cycles is added for clock synchronization, but there is an option to bypass the clock sync.




Figure 7-13 and Figure 7-14 show examples of Counter output timing diagrams with respect to the Edge select parameter with DATA = 1 and DATA = 3, respectively.

Submit Document Feedback






Figure 7-14. Counter output timing example (DATA = 3)

Figure 7-15 shows an example of how the Counter macro-cell operates when the IN signal is shorter than the counter length (shown when edge select parameter is set to "both").






Figure 7-15. Counter output timing example with RST < DATA (DATA = 3)

#### 7.3.5 Programmable Deglitch Filter or Edge Detector Macro-cell

The TPLD801-Q1 has one macro-cell that can be configured as a programmable filter (PFLT) or edge detector (EDET). The PFLT macro-cell can be used to generate a delay  $(t_{pflt\_d})$  characterized by  $t_{pflt\_pw}$  and  $t_{pflt\_pd}$ .  $t_{pflt\_pw}$  can be set to 125ns, 250ns, 375ns, or 500ns and  $t_{pflt\_pd}$  is a fixed value at  $\cong$ 40ns. Furthermore, the output of the macro-cell can be configured to one of four options: rising edge detection, falling edge detection, both edge detection, or both edge delay. Lastly, the filter operates as a short low-pass filter and its output can be set as non-inverted or inverted.




Figure 7-16. Programmable Filter and Edge Detector Block Diagram

Note

The input signal must be longer than t<sub>pflt d</sub>, otherwise it will be filtered out.






Figure 7-17. Programmable Filter and Edge Detector Output Timing Diagram Example

## 7.3.6 Selectable Frequency Oscillator

The TPLD801-Q1 has one internal oscillator, selectable to operate at 25kHz or at 2MHz. The user can select one of these operating frequencies for the OSC macro-cell, or the internal oscillator could be bypassed and the operating frequency can come from an external clock.




Figure 7-18. Oscillator Block Diagram

Following the operating clock input, there are two divider stages that allow users the flexibility of various clock frequencies for use throughout the device.

The first stage divider allows the selection of up to four options from the operating oscillator frequency as listed in Table 7-13. The output of the first divider stage is routed directly to the counter/delay generator macro-cell CLK inputs, where a separate second divider stage is available.

The output of the first divider stage is also routed into a second divider stage within the oscillator macro-cell. The oscillator macro-cell has two separate second stage dividers, allowing for the output of two separate clocks (OUT0 and OUT1) into the connection mux. See Table 7-14



Oscillator power modes: When using the device's internal oscillator, there are two configuration settings available:

- Force power on: the internal oscillator will continuously run as long as the device is powered on.
- Auto power on: the internal oscillator will dynamically power on when any macro-cell requests the oscillator
  directly from the pre-divider block output and not through the connection mux, and then power off once the
  task is complete.
- External power on/off: the internal oscillator will be powered down when PDWN is asserted High. PDWN signal takes priority over the oscillator power modes. This is only applicable when the internal oscillator is selected and is bypassed when an external clock is used.

**Table 7-12. Frequency Options and Limits** 

Frequency Option	MIN	TYP	MAX
FREQ0	23.75kHz	25kHz	26.25kHz
FREQ1	1.9MHz	2MHz	2.1MHz
EXT	-	-	-

Table 7-13. Oscillator Pre-dividers

Pre-Divider Option	Magnitude
P0	1
P1	2
P2	4
P3	8

Table 7-14. Oscillator Output Dividers

Table 7 14. Oscillator Output Dividers							
Output Divider Options	Magnitude						
OD0	1						
OD1	2						
OD2	3						
OD3	4						
OD4	8						
OD5	12						
OD6	24						
OD7	64						

#### 7.4 Device Functional Modes

#### 7.4.1 Power-On Reset

The TPLD801-Q1 has a power-on reset (POR) macro-cell to ensure correct device initialization and operation of all macro-cells in the device. The purpose of the POR circuit is to have consistent behavior and predictable results when the  $V_{CC}$  power is first ramping to the device, and also while the  $V_{CC}$  is falling during power-down. To accomplish this goal, the POR drives a defined sequence of internal events that trigger changes to the states of different macro-cells inside the device, and finally to the state of the I/O pins.

The power-on Reset (POR) macro-cell will produce a logic High signal as an output when the device power supply ( $V_{CC}$ ) rises to approximately  $V_{PORR}$  and device completely starts up. All outputs are in high impedance state and chip starts loading data from OTP. The reset signal is released for internal macro-cells and all the registers are initialized to their default states. Figure 7-19 shows POR system generates a sequence of signals that enable certain macro-cells.

Product Folder Links: TPLD801-Q1






Figure 7-19. POR Sequence

As shown in Figure 7-19, after the V<sub>CC</sub> has start ramping up and crosses the V<sub>PORR</sub> threshold:

- · First, the on-chip OTP memory is reset.
- Next, the device reads the data from OTP memory, and transfers this information to configure each macrocell and the connection mux.
- The third stage resets the GPIOs that are configured as inputs and then enables them.
- After that, the LUTs are reset and become active. After LUTs, the delay cells, OSC, DFFs, latches and pipe delay are initialized.
- After all macro-cells are initialized, the internal POR signal generated by the POR macro-cell goes from low to high.
- The last portion of the device to be initialized are the output PINs, which transition from high impedance to active at this point.

Delay blocks will pass their inputs through to the output during the startup sequence without delaying the signal per the configuration, so a LUT added in front of the input of a DLY that ANDs the DLY input with POR will guarantee the input signal will not appear until the device has fully powered up.

**GPIO quick charge**: There is an option to connect a  $2-k\Omega$  resistor in parallel to any configured pull up/pull down resistors to help inputs get to the right voltage faster, especially if there is significant capacitance. The 10 k $\Omega$ , 100 k $\Omega$  and 1 M $\Omega$  GPIO pull up/pull down resistors are not enabled until the POR sequence is completed.

**Initialization**: All internal macro-cells are initialized to a low level by default. Starting from when  $V_{CC}$  exceeds  $V_{PORR}$ , macro-cells in the TPLD801-Q1 are powered on and forced into a reset state.

The POR signal going high indicates the mentioned power-up sequence is complete.



## 7.5 Programming

## 7.5.1 One-Time Programmable Memory (OTP)

The TPLD801-Q1 contains one-time programmable (OTP) non-volatile memory, which retain the device configuration in the absence of a power supply. Once a POR event is issued to the device, the OTP content is loaded into the macro-cells per the POR sequence shown in Section 7.4.1.

The TPLD801-Q1 OTP memory can be emulated for quick in-system evaluation or permanently burned using the TPLD801-Q1 EVM and InterConnect Studio software platform. While emulating the OTP, the TPLD will keep its programmed configuration as long as the supply power is provided. Once a power cycle is issued, the TPLD will revert to the configuration stored in the OTP.

## **8 Revision History**

DATE	REVISION	NOTES
September 2024	*	Advance Information Release

## 9 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Submit Document Feedback



## 9.1 Packaging Option Addendum

**Packaging Information** 

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish <sup>(4)</sup>	MSL Peak Temp (3)	Op Temp (°C)	Device Marking <sup>(5) (6)</sup>
PTPLD801DRLRQ1	PREVIEW	SOT-5X3	DRL	8	3000	RoHS & Green	MATTE SN	Level-1-260C-UNLIM	-40 to 125	P801Q

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PRE\_PROD Unannounced device, not in production, not available for mass market, nor on the web, samples not available.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free** (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)


- (3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.
- (5) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device
- (6) Multiple Device markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.




## 9.2 Tape and Reel Information



# **TAPE DIMENSIONS** Ф Ф B<sub>0</sub>


B0 Dimension designed to accommodate the component le K0 Dimension designed to accommodate the component the compo	ength
K0 Dimension designed to accommodate the component the	
	nickness
W Overall width of the carrier tape	
P1 Pitch between successive cavity centers	

## QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
PTPLD801DRLRQ1	SOT-5X3	DRL	8	3000	180	8.4	2.4	1.9	0.75	4	8	3





Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
PTPLD801DRLRQ1	SOT-5X3	DRL	8	3000	210	185	35




## 9.3 Mechanical Data

**DRL0008A** 

## **PACKAGE OUTLINE**

## SOT-5X3 - 0.6 mm max height

PLASTIC SMALL OUTLINE



#### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing
- All linear dimensions are in millimeters. Any dimensions in positions and per ASME Y14.5M.
   This drawing is subject to change without notice.
   This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, interlead flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
   Reference JEDEC Registration MO-293, Variation UDAD



Submit Document Feedback




## **EXAMPLE BOARD LAYOUT**

## **DRL0008A**

## SOT-5X3 - 0.6 mm max height

PLASTIC SMALL OUTLINE



NOTES: (continued)

- 5. Publication IPC-7351 may have alternate designs.
- Solder mask tolerances between and around signal pads can vary based on board fabrication site.
   Land pattern design aligns to IPC-610, Bottom Termination Component (BTC) solder joint inspection criteria.






## **EXAMPLE STENCIL DESIGN**

## **DRL0008A**

## SOT-5X3 - 0.6 mm max height

PLASTIC SMALL OUTLINE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

  9. Board assembly site may have different recommendations for stencil design.



Submit Document Feedback

www.ti.com 21-Sep-2024

#### PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
PTPLD801DRLRQ1	ACTIVE	SOT-5X3	DRL	8		TBD	Call TI	Call TI	-40 to 125		Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF TPLD801-Q1:

# **PACKAGE OPTION ADDENDUM**


www.ti.com 21-Sep-2024

NOTE: Qualified Version Definitions:

• Catalog - TI's standard catalog product



PLASTIC SMALL OUTLINE




## NOTES:

- All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
   This drawing is subject to change without notice.
   This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, interlead flash, protrusions, or gate burrs shall not accord 0.45 mercage side.
- exceed 0.15 mm per side.
- 4. Reference JEDEC Registration MO-293, Variation UDAD



PLASTIC SMALL OUTLINE




NOTES: (continued)

- 5. Publication IPC-7351 may have alternate designs.
- 6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.7. Land pattern design aligns to IPC-610, Bottom Termination Component (BTC) solder joint inspection criteria.



PLASTIC SMALL OUTLINE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025. Texas Instruments Incorporated