





TPS1663 SLVSET9F - SEPTEMBER 2018 - REVISED FEBRUARY 2023


TPS1663x 60-V, 6-A eFuse with Adjustable Output Power Limiting

1 Features

- 4.5-V to 60-V operating voltage, 67-V absolute maximum
- Integrated 60-V, 31-m Ω R_{ON} hot-swap FET
- 0.6-A to 6-A adjustable current limit (±7%)
- Low quiescent current, 21 μA in shutdown
- Adjustable output power limiting (TPS16632 only)
- Adjustable UVLO and OVP cutoff with ±2% accuracy
 - Fixed 39-V maximum overvoltage clamp (TPS16632 only)
- Adjustable output slew rate control for inrush current limiting
 - Charges large and unknown capacitive loads through thermal regulation during device power
- Power Good output (PGOOD)
- Selectable overcurrent fault response options between auto-retry and latch off (MODE)
- Analog current monitor (IMON) output (±6%)
- UL 2367 recognized
 - File No. E169910
 - RILIM ≥ 3 kΩ
- IEC 62368-1 certified
- Functional Safety-Capable
 - Documentation available to aid functional safety system design
- Available in easy-to-use 24-pin VQFN package

2 Applications

- Factory automation and control PLC, DCS, HMI, I/O modules, sensor hubs
- Motor drives CNC, encoder supply
- Electronic circuit breakers
- Telecom radios
- Industrial printers



Simplified Schematic

3 Description

The TPS1663x is an easy-to-use, positive 60-V, 6-A eFuse with a $31-m\Omega$ integrated FET. Protection for the load, source, and eFuse itself are provided along with adjustable features such as accurate overcurrent protection, fast short circuit protection, output slew rate control, overvoltage protection and undervoltage lockout. The TPS16332 device integrates adjustable output power limiting (PLIM) functionality that simplifies and enables compliance to standards such as IEC61010-1 and UL1310. The device also includes adjustable overcurrent functionality. PGOOD can be used for enable and disable control of the downstream DC/DC converters.


A shutdown pin provides external control for enabling and disabling the internal FET, as well as placing the device in a low current shutdown mode. For system status monitoring and downstream load control, the device provides fault and a precise current monitor output. The MODE pin allows flexibility to configure the device between the two current-limiting fault responses (latch off and auto-retry).

The devices are available in a 4-mm × 4-mm 24-pin VQFN package and are specified over a -40°C to +125°C temperature range.

Package Information

PART NUMBER	PACKAGE ⁽¹⁾	BODY SIZE (NOM)
TPS16630 TPS16632	VQFN (24)	4.00 mm × 4.00 mm
TPS16630	HTSSOP (20)	6.50 mm × 4.40 mm

For all available packages, see the orderable addendum at the end of the data sheet.



Output Power Limiting Performance of TPS16632



Table of Contents

2 Applications			16
	1	9.4 Device Functional Modes	<mark>2</mark> 4
3 Description	1	10 Application and Implementation	25
4 Revision History	<mark>2</mark>	10.1 Application Information	25
5 Device Comparison Table	3	10.2 Typical Application	25
6 Pin Configuration and Functions		10.3 System Examples	
7 Specifications		10.4 Power Supply Recommendations	
7.1 Absolute Maximum Ratings	6	10.5 Layout	
7.2 ESD Ratings		11 Device and Documentation Support	
7.3 Recommended Operating Conditions		11.1 Documentation Support	
7.4 Thermal Information	<mark>6</mark>	11.2 Receiving Notification of Documentation	
7.5 Electrical Characteristics		11.3 Support Resources	
7.6 Timing Requirements		11.4 Trademarks	
7.7 Typical Characteristics		11.5 Electrostatic Discharge Caution	
8 Parameter Measurement Information		11.6 Glossary	33
9 Detailed Description	14	12 Mechanical, Packaging, and Orderable	
9.1 Overview		Information	33
9.2 Functional Block Diagram	15		
4 Revision History NOTE: Page numbers for previous revisions	may differ f	rom page numbers in the current version.	
Changes from Revision E (March 2020) to	Revision F	(February 2023)	Page
<u> </u>		cross-references throughout the document	
		es section	
Added Full clional Salety-Capable bullet to	o ule realui	CS SECTION	
Changes from Revision D (August 2019) to	o Revision	E (March 2020)	Page
 Changed UL 2367 and UL 60950 recognit 	ion pending	to UL 2367 Recognized	
			1
	res section.		
			1
Changes from Revision C (March 2019) to	Revision I) (August 2019)	1 Page
Changes from Revision C (March 2019) to Changed the absolute maximum voltage i	Revision I) (August 2019)	Page
Changes from Revision C (March 2019) to Changed the absolute maximum voltage i Changed the adjustable output power limi	Revision I n Features ting in Feat	O (August 2019)	Page
Changes from Revision C (March 2019) to Changed the absolute maximum voltage i Changed the adjustable output power limi Changed the Absolute Maximum Ratings	Revision I n Features ting in Feat IN, P_IN, C	UT, UVLO, FLT, PGOOD maximum input volt	Page1
Changes from Revision C (March 2019) to Changed the absolute maximum voltage i Changed the adjustable output power limi Changed the Absolute Maximum Ratings Added T _A = 25°C to the Absolute Maximum	Revision I n Features ting in Feat IN, P_IN, C m Ratings I	UT, UVLO, FLT, PGOOD maximum input volt N, P_IN (10ms transient) input voltage	Page1 age6
Changes from Revision C (March 2019) to Changed the absolute maximum voltage i Changed the adjustable output power limi Changed the Absolute Maximum Ratings Added T _A = 25°C to the Absolute Maximum Changed the V _(OVPE) maximum in Electric	Revision I n Features ting in Feat IN, P_IN, C m Ratings I tal Characte	Ures	Page1 age67
Changes from Revision C (March 2019) to Changed the absolute maximum voltage i Changed the adjustable output power limi Changed the Absolute Maximum Ratings Added T _A = 25°C to the Absolute Maximum Changed the V _(OVPF) maximum in Electric Changed V _(SEL PLIM) , I _(PLIM) , and I _(dVdT) m	Revision I n Features ting in Feat IN, P_IN, C m Ratings I al Characte inimum and	UT, UVLO, FLT, PGOOD maximum input volt N, P_IN (10ms transient) input voltage	Page
Changes from Revision C (March 2019) to Changed the absolute maximum voltage i Changed the adjustable output power limi Changed the Absolute Maximum Ratings Added T _A = 25°C to the Absolute Maximum Changed the V _(OVPF) maximum in Electric Changed V _(SEL PLIM) , I _(PLIM) , and I _(dVdT) m	Revision I n Features ting in Feat IN, P_IN, C m Ratings I al Characte inimum and	Ures	Page
Changes from Revision C (March 2019) to Changed the absolute maximum voltage i Changed the adjustable output power limi Changed the Absolute Maximum Ratings Added T _A = 25°C to the Absolute Maximum Changed the V _(OVPF) maximum in Electric Changed V _(SEL PLIM) , I _(PLIM) , and I _(dVdT) m	Revision I n Features ting in Feat IN, P_IN, C m Ratings I al Characte inimum and d maximum	O (August 2019) UT, UVLO, FLT, PGOOD maximum input volt N, P_IN (10ms transient) input voltage	Page
Changes from Revision C (March 2019) to Changed the absolute maximum voltage i Changed the Absolute Maximum Ratings Added T _A = 25°C to the Absolute Maximum Changed the V _(OVPF) maximum in Electric Changed V _(SEL_PLIM) , I _(PLIM) , and I _(dVdT) m Changed the P _(PLIM) minimum, typical, and	Revision I n Features ting in Feat IN, P_IN, C m Ratings I al Characte inimum and d maximum	O (August 2019) UT, UVLO, FLT, PGOOD maximum input volt N, P_IN (10ms transient) input voltage	Page
Changes from Revision C (March 2019) to Changed the absolute maximum voltage i Changed the Absolute Maximum Ratings Added T _A = 25°C to the Absolute Maximum Changed the V _(OVPF) maximum in Electric Changed V _(SEL_PLIM) , I _(PLIM) , and I _(dVdT) m Changed the P _(PLIM) minimum, typical, and	Revision In Features ting in Feat IN, P_IN, Common Ratings In all Characte inimum and dimaximum and	O (August 2019) ures UT, UVLO, FLT, PGOOD maximum input volt N, P_IN (10ms transient) input voltage ristics maximum	Page
Changes from Revision C (March 2019) to Changed the absolute maximum voltage i Changed the adjustable output power limi Changed the Absolute Maximum Ratings Added T _A = 25°C to the Absolute Maximum Changed the V _(OVPF) maximum in Electric Changed V _(SEL_PLIM) , I _(PLIM) , and I _(dVdT) m Changed the P _(PLIM) minimum, typical, and Changes from Revision B (December 2018) Changes from Revision A (October 2018)	Revision In Features ting in Feat IN, P_IN, Comment Ratings In all Characte in immum and domaximum and to Revision Date In Revision Date In Revision I	O (August 2019) ures UT, UVLO, FLT, PGOOD maximum input volt N, P_IN (10ms transient) input voltage uristics maximum	Page
Changes from Revision C (March 2019) to Changed the absolute maximum voltage i Changed the Absolute Maximum Ratings Added T _A = 25°C to the Absolute Maximum Changed the V _(OVPF) maximum in Electric Changed V _(SEL_PLIM) , I _(PLIM) , and I _(dVdT) m Changed the P _(PLIM) minimum, typical, and Changes from Revision B (December 2018) Changes from Revision A (October 2018) Updated the TPS16632 RGE Package VC	Revision I n Features ting in Feat IN, P_IN, C m Ratings I al Characte inimum and d maximum b) to Revision oduction Da to Revision QFN	O (August 2019) ures UT, UVLO, FLT, PGOOD maximum input volt N, P_IN (10ms transient) input voltage	Page
Changes from Revision C (March 2019) to Changed the absolute maximum voltage i Changed the Absolute Maximum Ratings Added T _A = 25°C to the Absolute Maximum Changed the V _(OVPF) maximum in Electric Changed V _(SEL_PLIM) , I _(PLIM) , and I _(dVdT) m Changed the P _(PLIM) minimum, typical, and Changes from Revision B (December 2018) Changes from Revision A (October 2018) Updated the TPS16632 RGE Package VC Updated Functional Block Diagram	Revision I n Features ting in Feat IN, P_IN, C m Ratings I al Characte inimum and d maximum B) to Revision oduction Da to Revision QFN	O (August 2019) ures UT, UVLO, FLT, PGOOD maximum input volt N, P_IN (10ms transient) input voltage vistics maximum	Page
Changes from Revision C (March 2019) to Changed the absolute maximum voltage i Changed the Absolute Maximum Ratings Added T _A = 25°C to the Absolute Maximum Changed the V _(OVPF) maximum in Electric Changed V _(SEL_PLIM) , I _(PLIM) , and I _(dVdT) m Changed the P _(PLIM) minimum, typical, and Changes from Revision B (December 2018) Changes from Revision A (October 2018) Updated the TPS16632 RGE Package VC Updated Functional Block Diagram	Revision I n Features ting in Feat IN, P_IN, C m Ratings I al Characte inimum and d maximum B) to Revision oduction Da to Revision QFN	O (August 2019) ures UT, UVLO, FLT, PGOOD maximum input volt N, P_IN (10ms transient) input voltage	Page

Changed Package Information......1

5 Device Comparison Table

PART NUMBER	OVERVOLTAGE PROTECTION	ADJUSTABLE OUTPUT POWER LIMITING
TPS16630	Overvoltage cutoff, adjustable	No
TPS16632	Overvoltage clamp, fixed (39-V maximum)	Yes

6 Pin Configuration and Functions




Figure 6-1. TPS16630 RGE Package, 24-Pin VQFN (Top View)




Figure 6-3. TPS16632 RGE Package, 24-Pin VQFN (Top View)



Table 6-1. Pin Functions

	PIN TYPE#						
	TPS	16630	TPS16632	unique_			
NAME	VQFN	HTSSOP	VQFN	13/ unique_ 13_Con nect_42 _GUID- 0035D5 28-587 A-47C9 -A095-9 5416BF E3A8Ar eferenc eTitle			
	1	1	1				
IN	2	2	2	Р	Power input. Connects to the DRAIN of the internal FET.		
	_	3	_				
P_IN	5	6	5	Р	Supply voltage of the device. Always connect P_IN to IN directly.		
UVLO	6	7	6	1	Input for setting the programmable undervoltage lockout threshold. An undervoltage event turns off the internal FET and asserts FLT to indicate the power-failure.		
OVP	7	8	_	ı	Input for setting the adjustable overvoltage protection threshold (for TPS16630 only). An overvoltage event turns off the internal FET and asserts FLT to indicate the overvoltage fault.		
PLIM	_	_	7	1	Input for setting the adjustable output power limiting threshold (TPS16632 Only). Connect a resistor across PLIM to GND to set the output power limit. Connect PLIM to GND if PLIM feature is not used. See <i>Output Power Limiting</i> , <i>PLIM (TPS16632 Only)</i> section.		
GND	8	9	8	_	Connect GND to system ground.		
dVdT	9	10	9	I/O	A capacitor from this pin to GND sets output voltage slew rate. Leaving this pin floating enables device power up in thermal regulation resulting in fast output charge. See the <i>Hot Pug-In and In-Rush Current Control</i> section.		
ILIM	10	11	10	I/O	A resistor from this pin to GND sets the overload limit. See <i>Overload</i> and <i>Short Circuit Protection</i> section.		
MODE	11	12	11	I	Mode selection pin for Overload fault response. See the <i>Device Functional Modes</i> section.		
SHDN	12	13	12	I	Shutdown pin. Pulling SHDN low makes the device to enter into low power shutdown mode. Cycling SHDN pin voltage resets the device that has latched off due to a fault condition.		
IMON	13	14	13	0	Analog current monitor output. This pin sources a scaled down ratio of current through the internal FET. A resistor from this pin to GND converts current to proportional voltage. If unused, leave it floating.		
FLT	14	15	14	0	Fault event indicator. This pin is an open drain output. If unused, leave floating or connect to GND.		
PGOOD	16	16	16	0	Active High. A high indicates that the internal FET is enhanced. PGOOD goes low when the internal FET is turned OFF during a fault or when \$\overline{SHDN}\$ is pulled low. If PGOOD is unused, then connect to GND or leave it floating.		
	17	18	17				
OUT	18	19	18	Р	Power output of the device.		
	_	20	_				



Table 6-1. Pin Functions (continued)

		PIN		TYPE#			
	TPS1	16630	TPS16632	unique_ 13/			
NAME	VQFN	HTSSOP	VQFN	unique_ 13_Con nect_42 _GUID- 0035D5 28-587 A-47C9 -A095-9 5416BF E3A8Ar eferenc eTitle	DESCRIPTION		
	3	4	3				
	4	5	4				
	15	17	15				
	19	_	19				
N.C	20	_	20] —	No connect.		
	21	_	21				
	22	_	22	1			
	23	_	23]			
	24	_	24]			
PowerPAD™				_	Connect PowerPAD to GND plane for heat sinking. Do not use PowerPAD as the only electrical connection to GND.		



7 Specifications

7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1)

		MIN	MAX	UNIT
IN, P_IN, OUT, UVLO, FLT, PGOOD		-0.3	67	
IN, P_IN (10-ms transient), T _A = 25°C	Input Voltage	-0.3	75	v
OVP, dVdT, IMON, MODE, SHDN, ILIM		-0.3	5.5	·
I _{FLT} , I _{dVdT} , I _{PGOOD}	Sink current		10	mA
I _{dVdT} , I _{ILIM} , I _{PLIM} , I _{MODE} , I _{SHDN}	Source current		Internally limited	
т	Operating Junction temperature	-40	150	
T _J	Transient junction temperature	-65	T _(TSD)	°C
T _{stg}	Storage temperature	-65	150	

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Rating may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Condition. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

7.2 ESD Ratings

			VALUE	UNIT
	Human body model (HBM), per ANSI/ESDA/ JEDEC JS-001, all pins ⁽¹⁾	±2000	W	
V(ESD)	V _(ESD) Electrostatic discharge	Charged device model (CDM), per JEDEC specification JESD22-C101, all pins ⁽²⁾	±1000	V

- JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

7.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
IN, P_IN		4.5		60	
OUT, UVLO, PGOOD, FLT	Input valtage	0		60	V
OVP, dVdT, IMON, MODE	Input voltage	0		4	V
SHDN		0		5	
ILIM	Resistance	3		30	
PLIM		60.4		150	kΩ
IMON		1			
IN, P_IN, OUT	External conscitance	0.1			μF
dVdT	External capacitance	10			nF
T _J	Operating junction temperature	-40	25	125	°C

7.4 Thermal Information

		TPS	TPS1663			
	THERMAL METRIC(1)	RGE (VSON)	PWP (HTSSOP)	UNIT		
		24 PINS	20 PINS			
$R_{\theta JA}$	Junction-to-ambient thermal resistance	31.4	32.2	°C/W		
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	23.2	23.4	°C/W		
$R_{\theta JB}$	Junction-to-board thermal resistance	10.2	10	°C/W		

Submit Document Feedback Product Folder Links: TPS1663 7.4 Thermal Information (continued)

		TPS		
	THERMAL METRIC(1)	RGE (VSON)	PWP (HTSSOP)	UNIT
		24 PINS	20 PINS	
Ψ_{JT}	Junction-to-top characterization parameter	0.3	0.3	°C/W
Ψ_{JB}	Junction-to-board characterization parameter	10.2	9.9	°C/W
R _{0JC(bot)}	Junction-to-case (bottom) thermal resistance	2.8	3.6	°C/W

⁽¹⁾ For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

7.5 Electrical Characteristics

 $-40^{\circ}\text{C} \leq \text{T}_{\text{A}} = \text{T}_{\text{J}} \leq +125^{\circ}\text{C}, \ 4.5 \text{ V} < \text{V}_{(\text{IN})} = \text{V}_{(\text{P_IN})} < 60 \text{ V}, \ \text{V}_{(\overline{\text{SHDN}})} = 2 \text{ V}, \ \text{R}_{(\text{ILIM})} = 30 \text{ k}\Omega, \ \text{IMON} = \text{PGOOD} = \overline{\text{FLT}} = \text{OPEN}, \\ \underline{\text{C}_{(\text{OUT})}} = 1 \ \mu\text{F}, \ \underline{\text{C}_{(\text{dVdT})}} = \text{OPEN}. \ \text{(All voltages referenced to GND, (unless otherwise noted))}$

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
SUPPLY VOLTA	AGE					
V _{(IN),} V _(P_IN)	Operating input voltage		4.5		60	V
IQ _(ON)	0	Enabled: V _(SHDN) = 2 V		1.38	1.7	mA
IQ _(OFF)	Supply current	V _(SHDN) = 0 V		21	60	μA
V _(OVC)	Over voltage clamp	TPS16632 only, V _(IN) > 40 V, I _(OUT) = 1 mA	35.7	36.6	39	V
UNDERVOLTA	GE LOCKOUT (UVLO) INPUT				•	
V _(UVLOR)	UVLO threshold voltage, rising		1.176	1.2	1.224	V
V _(UVLOF)	UVLO threshold voltage, falling		1.09	1.122	1.15	V
I _(UVLO)	UVLO Input leakage current	0 V ≤ V _(UVLO) ≤ 60 V	-150	8	150	nA
OVERVOLTAG	E PROTECTION (OVP) INPUT				,	
V _(OVPR)	over-voltage threshold voltage, rising		1.176	1.2	1.224	V
V _(OVPF)	over-voltage threshold voltage, falling		1.09	1.122	1.15	V
I _(OVP)	OVP Input leakage current	0 V ≤ V _(OVP) ≤ 4 V	-150	0	150	nA
CURRENT LIM	IT PROGRAMMING (ILIM)				'	
	Over Load current limit	$R_{(ILIM)} = 30 \text{ k}\Omega, V_{(IN)} - V_{(OUT)} = 1 \text{ V}$	0.54	0.6	0.66	Α
		$R_{(ILIM)} = 9 k\Omega, V_{(IN)} - V_{(OUT)} = 1 V$	1.84	2	2.16	Α
I _(OL)		$R_{(ILIM)} = 4.02 \text{ k}\Omega, V_{(IN)} - V_{(OUT)} = 1 \text{ V}$	4.185	4.5	4.815	Α
		$R_{(ILIM)} = 3 k\Omega, V_{(IN)} - V_{(OUT)} = 1 V$	5.58	6	6.42	Α
I _(FASTRIP)	Fast-trip comparator threshold			2xI _(OL)		Α
I _(SCP)	Short Circuit Protect current			45		Α
OUTPUT POW	ER LIMITING CONTROL (PLIM) INPUT -	TPS16632 ONLY			•	
V _(SEL_PLIM)	Power Limit Feature select threshold		180	210	240	mV
I _(PLIM)	PLIM sourcing current	V _(PLIM) = 0 V	4.4	5.02	5.6	μA
D	May Output power	R _(PLIM) = 100 kΩ	94	100	106	W
$P_{(PLIM)}$	Max Output power	$R_{(PLIM)} = 150 \text{ k}\Omega^{(1)}$	141.9	151	160.1	W
PASS FET OUT	TPUT (OUT)				•	
R _{ON}	IN to OUT total ON resistance	0.6 A ≤ I _(OUT) ≤ 6 A,T _J = 25°C	26	30.44	34.5	mΩ
R _{ON}	IN to OUT total ON resistance	0.6 A ≤ I _(OUT) ≤ 6 A,T _J = 85°C	33		45	mΩ
R _{ON}	IN to OUT total ON resistance	$0.6 \text{ A} \le I_{(OUT)} \le 6 \text{ A}, -40^{\circ}\text{C} \le T_{\text{J}} \le +125^{\circ}\text{C}$	19	30.44	53	mΩ
OUTPUT RAME	P CONTROL (dVdT)				'	
I _(dVdT)	dVdT charging current	V _(dVdT) = 0 V	1.775	2	2.225	μA
GAIN _(dVdT)	dVdT to OUT gain	$V_{(OUT)}/V_{(dVdT)}$	23.5	25	26	V/V

Copyright © 2023 Texas Instruments Incorporated

7.5 Electrical Characteristics (continued)

 $-40^{\circ}\text{C} \leq \text{T}_{\text{A}} = \text{T}_{\text{J}} \leq +125^{\circ}\text{C}, \ 4.5 \text{ V} < \text{V}_{(\text{IN})} = \text{V}_{(\text{P_IN})} < 60 \text{ V}, \ \text{V}_{(\overline{\text{SHDN}})} = 2 \text{ V}, \ \text{R}_{(\text{ILIM})} = 30 \text{ k}\Omega, \ \text{IMON} = \text{PGOOD} = \overline{\text{FLT}} = \text{OPEN}, \ \text{C}_{(\text{OUT})} = 1 \text{ }\mu\text{F}, \ \text{C}_{(\text{dVdT})} = \text{OPEN}. \ \text{(All voltages referenced to GND, (unless otherwise noted))}$

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V _(dVdTmax)	dVdT maximum capacitor voltage		3.8	4.17	4.75	V
R _(dVdT)	dVdT discharging resistance		10	16.6	26.6	Ω
CURRENT MOI	NITOR OUTPUT (IMON)					
CAINI	Cain factor I	0.6 A ≤ I _(OUT) < 2 A	25.66	27.9	30.14	μΑ/Α
GAIN _(IMON)	Gain factor I _(IMON) :I _(OUT)	2 A ≤ I _(OUT) ≤ 6 A	26.22	27.9	29.58	μΑ/Α
LOW IQ SHUTE	DOWN (SHDN) INPUT				'	
V _(SHDN)	Open circuit voltage	I _(SHDN) = 0.1 μA	2.48	2.7	3.3	V
V _(SHUTF)	SHDN threshold voltage for low IQ shutdown, falling		0.8			V
V _(SHUTR)	SHDN threshold rising				2	V
I _(SHDN)	Leakage current	V _(SHDN) = 0 V	-10			μΑ
FAULT FLAG (FLT): ACTIVE LOW	·	•			
R _(FLT)	FLT Pull-down resistance		36	70	130	Ω
I _(FLT)	FLT Input leakage current	0 V ≤ V _(FLT) ≤ 60 V	-150	6	150	nA
POWER GOOD	(PGOOD)	'	1		'	
R _(PGOOD)	PGOOD Pull-down resistance		36	70	130	Ω
I _(PGOOD)	PGOOD Input leakage current	0 V ≤ V _(PGOOD) ≤ 60 V	-150	6	150	nA
THERMAL PRO	DTECTION		'		'	
T _(J_REG)	Thermal regulation set point		136	145	154	°C
T _(TSD)	Thermal shutdown (TSD) threshold, rising			165		°C
T _(TSDhyst)	TSD hysteresis			11		°C
MODE		•			l	
		MODE = Open		Latch		
MODE_SEL	Mode selection	MODE = Short to GND		Auto – Retry		

⁽¹⁾ Parameter specified by design and characterization, not tested in production

7.6 Timing Requirements

 $-40^{\circ}\text{C} \le \text{T}_{\text{A}} = \text{T}_{\text{J}} \le +125^{\circ}\text{C}$, $4.5 \text{ V} < \text{V}_{(\text{IN})} = \text{V}_{(\text{P_IN})} < 60 \text{ V}$, $\text{V}_{(\overline{\text{SHDN}})} = 2 \text{ V}$, $\text{R}_{(\text{ILIM})} = 30 \text{ k}\Omega$, IMON = PGOOD = $\overline{\text{FLT}}$ = OPEN, $\text{C}_{(\text{OUT})} = 1 \text{ } \mu\text{F}$, $\text{C}_{(\text{dVdT})} = \text{OPEN}$. (All voltages referenced to GND, (unless otherwise noted))

	PARAMETER	TEST CONDITIONS	MIN	NOM	MAX	UNIT
UVLO INPUT (U	VLO)					
UVLO_t _{on(dly)}	UVLO switch turnon delay	UVLO \uparrow (100 mV above V _(UVLOR)) to V _(OUT) = 100 mV, C _(dVdT) \geq 10 nF, [C _(dVdT) in nF]		742 + 49.5 x C _(dVdT)		μs
UVLO_t _{off(dly)}	UVLO switch turnoff delay	UVLO↓(20 mV below V _(UVLOF)) to FLT ↓	9	11	16	μs
t _{UVLO_FLT(dly)}	UVLO to Fault de-assertion delay	UVLO↑ to FLT ↑ delay	500	617	700	μs
OVER VOLTAGI	E PROTECTION INPUT (OVP)				•	
OVP_t _{off(dly)}	OVP switch turnOFF delay	OVP↑ (20 mV above V _(OVPR)) to FLT ↓	8.5	11	14	μs
OVP_t _{on(dly)}	OVP switch disable delay	OVP↓ (100 mV below $V_{(OVPF)}$) to FET ON , $C_{(dVdT)} \ge 10$ nF, $[C_{(dVdT)}$ in nF]		150 + 49.5 x C _(dVdT)		μs
t _{OVC(dly)}	Maximum duration in over voltage clamp operation	TPS16632 only		162		ms

Product Folder Links: TPS1663

7.6 Timing Requirements (continued)


 $-40^{\circ}\text{C} \leq \text{T}_{\text{A}} = \text{T}_{\text{J}} \leq +125^{\circ}\text{C}, \ 4.5 \text{ V} < \text{V}_{(\text{IN})} = \text{V}_{(\text{P_IN})} < 60 \text{ V}, \ \text{V}_{(\overline{\text{SHDN}})} = 2 \text{ V}, \ \text{R}_{(\text{ILIM})} = 30 \text{ k}\Omega, \ \text{IMON} = \text{PGOOD} = \overline{\text{FLT}} = \text{OPEN}, \\ \underline{\text{C}_{(\text{OUT})}} = 1 \ \mu\text{F}, \ \underline{\text{C}_{(\text{dVdT})}} = \text{OPEN}. \ \text{(All voltages referenced to GND, (unless otherwise noted))}$

	PARAMETER	TEST CONDITIONS	MIN	NOM	MAX	UNIT
OVC_t _{FLT(dly)}	FLT assertion delay in over voltage clamp operation	TPS16632 only		617		μs
SHUTDOWN CO	NTROL INPUT (SHDN)					
t _{SD(dly)}	SHUTDOWN entry delay	SHDN↓ (below V _(SHUTF)) to FET OFF	0.8	1	1.5	μs
CURRENT LIMI	г				•	
	Hot-short response time	I _(OUT) > I _(SCP)		1		μs
^t FASTTRIP(dly)	Soft short response	I _(FASTTRIP) < I _(OUT) < I _(SCP)	2.2	3.2	4.5	μs
t _{CL_PLIM(dly)}	Maximum duration in current & (power limiting: TPS16632 Only)		129	162	202	ms
t _{CL_PLIM_FLT(dly)}	FLT delay in current & (power limiting: TPS16632 Only)		1.09	1.3	1.6	ms
OUTPUT RAMP	CONTROL (dVdT)	,			,	
t _(FASTCHARGE)	Output ramp time in fast charging	C _(dVdT) = Open, 10% to 90% V _(OUT) , C _(OUT) = 1 µF; V _(IN) = 24V	350	495	700	μs
t _(dVdT)	Output ramp time	C _(dVdT) = 22 nF, 10% to 90% V _(OUT) , V _(IN) = 24 V		8.35		ms
POWER GOOD	(PGOOD)				'	
t _{PGOODR}	PGOOD delay (deglitch) time	Rising edge	8	11.5	13	ms
t _{PGOODF}	PGOOD delay (deglitch) time	Falling edge	8	10	13	ms
THERMAL PRO	TECTION					
t _(TSD_retry)	Retry delay in TSD	MODE = GND	500	648	800	ms
t _(Treg_timeout)	Thermal Regulation Timeout		1.1	1.25	1.5	s



7.7 Typical Characteristics

 $-40^{\circ}\text{C} \leq \text{T}_{\text{A}} = \text{T}_{\text{J}} \leq +125^{\circ}\text{C}, \ V_{(\text{IN})} = \text{V}_{(\text{P_IN})} = 24 \ \text{V}, \ V_{(\overline{\text{SHDN}})} = 2 \ \text{V}, \ R_{(\text{ILIM})} = 30 \ \text{k}\Omega, \ \text{IMON} = \text{PGOOD} = \overline{\text{FLT}} = \text{OPEN}, \ C_{(\text{OUT})} = 1 \ \mu\text{F}, \ C_{(\text{dVdT})} = \text{OPEN} \ (\text{unless stated otherwise})$



Submit Document Feedback


Figure 7-5. Overload Current Limit vs Temperature

Copyright © 2023 Texas Instruments Incorporated

Figure 7-6. Overload Current Limit vs Temperature

7.7 Typical Characteristics (continued)


 $-40^{\circ}\text{C} \leq \text{T}_{\text{A}} = \text{T}_{\text{J}} \leq +125^{\circ}\text{C}, \ V_{(\text{IN})} = \text{V}_{(\text{P_IN})} = 24 \ \text{V}, \ V_{(\overline{\text{SHDN}})} = 2 \ \text{V}, \ R_{(\text{ILIM})} = 30 \ \text{k}\Omega, \ \text{IMON} = \text{PGOOD} = \overline{\text{FLT}} = \text{OPEN}, \ C_{(\text{OUT})} = 1 \ \mu\text{F}, \ C_{(\text{dVdT})} = \text{OPEN} \ (\text{unless stated otherwise})$





7.7 Typical Characteristics (continued)

 $-40^{\circ}\text{C} \leq T_{A} = T_{J} \leq +125^{\circ}\text{C}, \ V_{(IN)} = V_{(P_IN)} = 24 \ \text{V}, \ V_{(\overline{SHDN})} = 2 \ \text{V}, \ R_{(ILIM)} = 30 \ \text{k}\Omega, \ \text{IMON} = \text{PGOOD} = \overline{\text{FLT}} = \text{OPEN}, \ C_{(OUT)} = 1 \ \mu\text{F}, \ C_{(dVdT)} = \text{OPEN} \ (\text{unless stated otherwise})$





8 Parameter Measurement Information




Figure 8-1. Timing Waveforms



9 Detailed Description

9.1 Overview

The TPS1663x is a family of 60-V industrial eFuses. The device provides robust protection for all systems and applications powered from 4.5~V to 60~V. For hot-pluggable boards, the device provides hot-swap power management with in-rush current control and programmable output voltage slew rate features using the dVdT pin. Load, source, and device protections are provided with many programmable features including overcurrent, overvoltage and undervoltage. The 60-V maximum DC operating and 62-V absolute maximum voltage rating enables system protection from 60-V DC input supply faults from industrial SELV power supplies. The precision overcurrent limit ($\pm 7\%$ at 6~A) helps to minimize over design of the input power supply, while the fast response short circuit protection 1 μ s (typical) immediately isolates the faulty load from the input supply when a short circuit is detected.

The TPS16632 device integrate adjustable output power limiting (PLIM) functionality that simplifies the system design requiring compliance in accordance to standards like IEC61010-1 and UL1310.

The device provides precise monitoring of voltage bus for brown-out and overvoltage conditions and asserts fault signal for the downstream system. The device's overall threshold accuracy of 2% ensures tight supervision of bus, eliminating the need for a separate supply voltage supervisor chip.


Additional features of the TPS1663x include:

- ±6% current monitor output (IMON) for health monitoring of the system
- A choice of latch off or automatic restart mode response during current limit, power limit, and thermal fault using MODE pin
- · PGOOD indicator output
- · Overtemperature protection to safely shutdown in the event of an overcurrent event
- · De-glitched fault reporting for supply brown-out and overvoltage faults
- Enable and Disable control from an MCU using SHDN pin


Product Folder Links: TPS1663



9.2 Functional Block Diagram







9.3 Feature Description

9.3.1 Hot Plug-In and In-Rush Current Control

The devices are designed to control the in-rush current upon insertion of a card into a live backplane or other *hot* power source. This design limits the voltage sag on the backplane's supply voltage and prevents unintended resets of the system power. The controlled start-up also helps to eliminate conductive and radiative interferences. An external capacitor connected from the dVdT pin to GND defines the slew rate of the output voltage at power-on. The fastest output slew rate of 24 V/500 µs can be achieved by leaving dVdT pin floating. The inrush current can be calculated using Equation 1.

$$I = C \times \frac{dV}{dT} \ge I(\text{INRUSH}) = C(\text{OUT}) \times \frac{V(\text{IN})}{\text{tdVdT}} \tag{1}$$

where

$$t_{dVdT} = 20.8 \times 10^3 \times V_{(IN)} \times C_{(dVdT)}$$
 (2)

Figure 9-1 illustrates in-rush current control performance of the device during Hot Plug-In.




Figure 9-1. Hot Plug In and In-Rush Current Control at 24-V Input

9.3.1.1 Thermal Regulation Loop

The average power dissipation within the eFuse during power up with a capacitive load can be calculated using Equation 3.

$$PD(INRUSH) = 0.5 \times V(IN) \times I(INRUSH)$$
(3)

System designs requiring to charge large output capacitors rapidly can result in an operating point that exceeds the power dissipation versus time boundary limits of the device defined by Figure 7-13 characteristic curve. This event can result in increase in junction temperature beyond the device's maximum allowed junction temperature. To keep the junction temperature within the operating range, the thermal regulation control loop regulates the junction temperature at $T_{(J_REG)}$, 145°C (typical) by controlling the inrush current profile and thereby limiting the power dissipation within the device automatically. An internal 1.25 sec (typical), $t_{(Treg_timeout)}$ timer starts from the instance the thermal regulation operation kicks in. If the output does not power up within this time then the internal FET is turned OFF. Subsequent operation of the device depends on the MODE configuration (auto-retry or latch OFF) setting as per the Table 9-1. The maximum time-out of 1.25 sec (typical) in thermal regulation loop operation ensures that the device and the system board does not heat up during steady fault conditions such as wake up with output short-circuit. This scheme ensures reliable power-up operation.

Thermal regulation control loop is internally enabled during power up by $V_{(IN)}$, UVLO cycling and turn ON using \overline{SHDN} control. Figure 9-2 illustrates performance of the device operating in thermal regulation loop during power up by $V_{(IN)}$ with a large output capacitor. The thermal regulation loop gets disabled internally after the power up sequence when the internal FET's gate gets fully enhanced or when the $t_{(Treg_timeout)}$ of 1.25 sec (typical) time is elapsed.

Copyright © 2023 Texas Instruments Incorporated






Figure 9-2. Thermal Regulation Loop Response During Power Up With Large Capacitive Load

9.3.2 Undervoltage Lockout (UVLO)

The TPS1663x devices feature an accurate \pm 2% adjustable undervoltage lockout functionality. When the voltage at UVLO pin falls below V_(UVLOF) during input undervoltage fault, the internal FET quickly turns off and FLT is asserted. The UVLO comparator has a hysteresis of 78 mV (typical). To set the input UVLO threshold, connect a resistor divider network from IN supply to UVLO terminal to GND as shown in Figure 9-3. If the Undervoltage Lockout function is not needed, the UVLO terminal must be connected to the IN terminal. UVLO terminal must not be left floating.




Figure 9-3. UVLO and OVP Thresholds Set by R_1 , R_2 and R_3

9.3.3 Overvoltage Protection (OVP)

The TPS1663x incorporate circuitry to protect the system during overvoltage conditions. The TPS16630 features an accurate \pm 2% adjustable overvoltage cut off functionality. A voltage more than $V_{(OVPR)}$ on OVP pin turns off the internal FET and protects the downstream load. To program the OVP threshold externally, connect a resistor divider from IN supply to OVP terminal to GND as shown in Figure 9-3. The TPS16632 features an internally fixed 39-V maximum overvoltage clamp $V_{(OVC)}$ functionality. The TPS16632 clamps the output voltage to $V_{(OVC)}$, when the input voltage exceeds 40 V. During the output voltage clamp operation, the power dissipation in the internal MOSFET is PD = $(V_{(IN)} - V_{(OVC)}) \times I_{(OUT)}$. Excess power dissipation for a prolonged period can increase


Submit Document Feedback

Copyright © 2023 Texas Instruments Incorporated

Instruments www.ti.com

the device temperature. To avoid this, the internal FET is operated in overvoltage clamp for a maximum duration of t_{OVC(dlv)}, 162 msec (typical). After this duration, the internal FET is turned OFF and the subsequent operation of the device depends on the MODE configuration (auto-retry or latch off) setting as per the Table 9-1.

Figure 9-4 illustrates the overvoltage cut-off functionality and Figure 9-5 illustrates the overvoltage clamp functionality. FLT is asserted after a delay of 617 µs (typical) after entering in overvoltage clamp mode and remains asserted until the overvoltage fault is removed.



9.3.4 Overload and Short Circuit Protection

The device monitors the load current by sensing the voltage across the internal sense resistor. The FET current is monitored during start-up and normal operation.

9.3.4.1 Overload Protection

The TPS1663x devices feature accurate overload current limiting and fast short circuit protection feature. If the load current exceeds the programmed current limit IOL, the device regulates the current through it at IOL eventually reducing the output voltage. The power dissipation across the device during this operation is $(V_{IN} -$ V_{OLIT}) × I_{OL} and this can heat up the device and eventually enter into thermal shutdown. The maximum duration for the overcurrent through the FET is t_{CL PLIM(dlv)}, 162 msec (typical). If the thermal shutdown occurs before this time the internal FET turns OFF and the device operates either in auto-retry or latch off mode based on MODE pin configuration in Table 9-1. Set the current limit using Equation 4.

$$I_{OL} = \frac{18}{R_{(ILIM)}} \tag{4}$$


where

- I_(OL) is the overload current limit in Ampere
- R̂_(ILIM) is the current limit resistor in kΩ

During the overload current limiting if the overload condition exists for more than t_{CL PLIM FLT(dly)}, 1.3 msec (typical), the FLT asserts to warn of impending turnoff of the internal FETs due to the subsequent thermal shutdown event or due to t_{CL PLIM(div)} timer expiry. The FLT signal remains asserted until the fault condition is removed and the device resumes normal operation. Figure 9-6 and Figure 9-7 illustrate overload current limiting performance.

Copyright © 2023 Texas Instruments Incorporated





The TPS1663x devices features ILIM pin short and open fault detection and protection. The internal FET is turned OFF when ILIM pin is detected short or open to GND and it remains OFF till the ILIM pin fault is removed.

9.3.4.2 Short Circuit Protection

During a transient output short circuit event, the current through the device increases rapidly. As the current-limit amplifier cannot respond quickly to this event due to its limited bandwidth, the device incorporates a fast-trip comparator. The fast-trip comparator architecture is designed for fast turn OFF $t_{FASTTRIP(dly)} = 1 \mu s$ (typical) with $t_{(SCP)} = 45 \, A$ of the internal FET during an output short circuit event. The fast-trip threshold is internally set to $t_{(FASTTRIP)}$. The fast-trip circuit holds the internal FET off for only a few microseconds, after which the device turns back on slowly, allowing the current-limit loop to regulate the output current to $t_{(OL)}$. Then the device functions similar to the overload condition. Figure 9-8 illustrates output hot-short performance of the device.




Figure 9-8. Output Hot-Short Response

The fast-trip comparator architecture has a supply line noise immunity resulting in a robust performance in noisy environments. This supply line noise immunity is achieved by controlling the turn OFF time of the internal FET based on the overcurrent level, $I_{(FASTTRIP)}$, through the device. The higher the overcurrent, the faster the turn

Instruments

OFF time, t_{FASTTRIP}(div). At Overload current level in the range of I_{FASTTRIP} < I_{OUT} < I_{SCP}, the fast-trip comparator response is 3.2 µs (typical).

9.3.4.2.1 Start-Up With Short-Circuit On Output

When the device is started with short-circuit on the output, the current begins to limit at I_(OL). Due to high power dissipation of VIN x I_(OL) within the device the junction temperature increases. Subsequently, the thermal regulation control loop limits the load current to regulate the junction temperature at T_(J REG), 145°C (typical) for a duration of t_(Trea_timeout), 1.25 sec (typical). Subsequent operation of the device depends on the MODE configuration (auto-retry or latch off) setting as per the Table 9-1. FLT gets asserted after t_(Treg timeout) and remains asserted till the output short-circuit is removed. Figure 9-9 illustrates the behavior of the device in this condition.




Figure 9-9. Start-Up With Short on Output

9.3.5 Output Power Limiting, PLIM (TPS16632 Only)

In TPS16630, with a fixed overcurrent limit threshold the maximum output power limit increases linearly with supply input. Electrical Industrial process control equipment such as PLC CPU must comply with standards like IEC61010-1 and UL1310 for fire safety which require limited energy and power circuits. Limiting the output power becomes a challenge in such high power applications where the operating supply voltage range is wide. The TPS16632 integrate adjustable output power limiting functionality that simplifies the system design requiring compliance in accordance to this standard.

Connect a resistor from PLIM to GND as shown in Figure 9-10 to set the output power limiting value. If output power limiting is not required, then connect PLIM to GND directly. This connection disables the PLIM functionality.

During an over-power load event, the TPS16632 limits the output power at the programmed value set by PLIM resistor. This limit indirectly results in the device operation in current limiting mode with steady state output voltage and current set by the load characteristics and $P_{LIM} = V_{OUT} \times I_{OUT}$. Figure 7-8 shows the output power limit and current limit characteristics of TPS16632 with 100-W power limit setting. The maximum duration for the device in power limiting mode is 162 msec (typical), t_{CL PLIM(dlv)}. After this time, the device operates either in auto-retry or latch off mode based on MODE pin configuration in Table 9-1.

$$P_{(PLIM)} = 1 \times R_{(PLIM)} \tag{5}$$

Here, $P_{(PLIM)}$ is output power limit in watts, and $R_{(PLIM)}$ is the power limit setting resistor in $k\Omega$.

Copyright © 2023 Texas Instruments Incorporated



During the output power limiting operation, \overline{FLT} asserts after a delay of $t_{CL_PLIM_FLT(dly)}$. The \overline{FLT} signal remains asserted until the over power load condition is removed and the device resumes normal operation.

Figure 9-11 illustrates output power limiting performance of TPS16632 with 100-W setting for class-2 power supply designs.




Figure 9-10. TPS16632 Typical Application Schematic




Figure 9-11. 100 W class 2, Output Power Limiting Response of TPS16632

9.3.6 Current Monitoring Output (IMON)

The TPS1663x devices feature an accurate analog current monitoring output. A current source at IMON terminal is internally configured to be proportional to the current flowing from IN to OUT. This current can be converted into a voltage using a resistor $R_{(IMON)}$ from IMON terminal to GND terminal. The IMON voltage can be used as a means of monitoring current flow through the system. The maximum voltage $(V_{(IMON)max})$ for monitoring the current is limited to 4 V. This limitation puts a limitation on maximum value of $R_{(IMON)}$ resistor and is determined by Equation 6.

$$V(IMON) = [I(OUT) \times GAIN(IMON)] \times R(IMON)$$
(6)

Where,

- GAIN_(IMON) is the gain factor $I_{(IMON)}:I_{(OUT)} = 27.9\mu$ A/A (typical)
- I_(OUT) is the load current

Refer to Figure 7-9 for IMON output versus load current plot. Figure 9-12 illustrates IMON performance.




Figure 9-12. IMON Response During a Load Step

The IMON pin must not have a bypass capacitor to avoid delay in the current monitoring information.

9.3.7 FAULT Response (FLT)

The FLT open-drain output asserts (active low) under the faults events such as undervoltage, overvoltage, overload, power limiting, ILIM pin short, and thermal shutdown conditions. The device is designed to eliminate false reporting by using an internal *de-glitch* circuit for fault conditions without the need for an external circuitry. FLT can be left open or connected to GND when not used.

9.3.8 Power Good Output (PGOOD)

The devices feature an open drain Power Good (PGOOD) indicator output. PGOOD can be used for enable-disable control of the downstream loads like DC/DC converters. PGOOD goes high when the internal FET's gate is enhanced. PGOOD goes low when the internal FET turns OFF during a fault event or when \$\overline{SHDN}\$ is pulled low. There is a deglitch of 11.5 msec (typical), tpGOODR, at the rising edge and 10 msec (typical), tpGOODR, on falling edge. PGOOD is a rated for 60 V and can be pulled to IN or OUT through a resistor.

9.3.9 IN, P_IN, OUT and GND Pins

Connect a minimum of a 0.1-µF capacitor across IN and GND. Connect P_IN and IN together. Do not leave any of the IN and OUT pins un-connected.

9.3.10 Thermal Shutdown


The device has a built-in overtemperature shutdown circuitry designed to protect the internal FET if the junction temperature exceeds $T_{(TSD)}$, 165°C (typical). After the thermal shutdown event, depending upon the mode of fault response configured as shown in Table 9-1, the device either latches off or commences an auto-retry cycle of 648 msec (typical), $t_{(TSD_retry)}$ after $T_J < (_{(TSD)} - 11^{\circ}C)$. During the thermal shutdown, the fault pin \overline{FLT} pulls low to indicate a fault condition.

9.3.11 Low Current Shutdown Control (SHDN)

The internal and the external FET and hence the load current can be switched off by pulling the \overline{SHDN} pin below 0.8-V threshold with a micro-controller GPIO pin or can be controlled remotely with an opto-isolator device. The device quiescent current reduces to 21 μ A (typical) in shutdown state. To assert \overline{SHDN} low, the pull down must have sinking capability of at least 10 μ A. To enable the device, \overline{SHDN} must be pulled up to at least 2 V. Once the device is enabled, the internal FET turns on with dVdT mode. Figure 9-13 and Figure 9-14 illustrate the performance of \overline{SHDN} control.

Copyright © 2023 Texas Instruments Incorporated





9.4 Device Functional Modes

The TPS1663x devices respond differently to overload with MODE pin configurations. Table 9-1 lists the operational differences.

Table 9-1. Device Operational Differences Under Different MODE Configurations

MODE Pin Configuration	Power Limiting, Over Current fault and Thermal Shutdown Operation
Open	Active Current limiting for a maximum duration of t _{CL_PLIM(dly)} . There after Latches OFF. Latch reset by toggling SHDN or UVLO low to high or power cycling IN.
Shorted to GND	Active current limiting for a maximum duration of $t_{\text{CL_PLIM}(dly)}$. There after auto-retries after a delay of $t_{\text{(TSD_retry)}}$.

Product Folder Links: TPS1663

10 Application and Implementation

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

10.1 Application Information

The TPS1663x is a 60-V eFuse, typically used for hot-swap and power rail protection applications. The device operates from 4.5 V to 60 V with programmable current limit, overvoltage, and undervoltage protections. The device aids in controlling in-rush current and provides output power limiting for systems such as PLCs, Telecom radios, and industrial printers. The device also provides robust protection for multiple faults on the system rail.

The *Detailed Design Procedure* section can be used to select component values for the device. Additionally, a spreadsheet design tool, *TPS1663 Design Calculator*, is available in the web product folder.

10.2 Typical Application




Figure 10-1. 20 V -50 V, 1-A eFuse Protection Circuit for Telecom Radios

10.2.1 Design Requirements

Table 10-1 shows the design requirements for TPS16630.

Table 10-1. Design Requirements

	DESIGN PARAMETER	EXAMPLE VALUE
V _(IN)	Input voltage range	20 V–50 V
V _(UV)	Undervoltage lockout set point	18 V
V _(OV)	Overvoltage cutoff set point	55 V
I _(LIM)	Overload current limit	1 A
C _{OUT}	Output capacitor	100 μF
I _(INRUSH)	Inrush current limit	300 mA

10.2.2 Detailed Design Procedure

10.2.2.1 Programming the Current-Limit Threshold R_(ILIM) Selection

The $R_{(ILIM)}$ resistor at the ILIM pin sets the overload current limit. The overload current limit can be set using Equation 7.

Copyright © 2023 Texas Instruments Incorporated



$$R_{(ILIM)} = \frac{18}{I_{OL}} = 18k\Omega \tag{7}$$

where

I_{LIM} = 1 A

Choose the closest standard 1% resistor value: $R_{(ILIM)}$ = 18 k Ω

10.2.2.2 Undervoltage Lockout and Overvoltage Set Point

The undervoltage lockout (UVLO) and overvoltage trip point are adjusted using an external voltage divider network of R₁, R₂ and R₃ connected between IN, UVLO, OVP and GND pins of the device. The values required for setting the undervoltage and overvoltage are calculated by solving Equation 8 and Equation 9.

$$V(\text{OVPR}) = \frac{R_3}{R_1 + R_2 + R_3} \times V(\text{OV})$$
(8)

$$V(UVLOR) = \frac{R_2 + R_3}{R_1 + R_2 + R_3} \times V(UV)$$
(9)

For minimizing the input current drawn from the power supply $[I_{(R123)} = V_{(IN)} / (R_1 + R_2 + R_3)]$, TI recommends to use higher value resistance for R_1 , R_2 and R_3 .

However, the leakage current due to external active components connected at resistor string can add error to these calculations. So, the resistor string current, $I(R_{123})$, must be chosen to be 20 times greater than the leakage current of UVLO and OVP pins.

From the device electrical specifications, $V_{(OVPR)}$ = 1.2 V and $V_{(UVLOR)}$ = 1.2 V. From the design requirements, $V_{(OV)}$ is 55 V and $V_{(UV)}$ is 18 V. To solve the equation, first choose the value of R_3 = 20.5 k Ω and use Equation 8 to solve for R_1 + R_2) = 930 k Ω . Use Equation 9 and value of R_1 + R_2 0 to solve for R_2 = 43 k Ω 0 and finally R_1 = 887 k Ω 0.

Choose the closest standard 1% resistor values: $R_1 = 887 \text{ k}\Omega$, $R_2 = 43 \text{ k}\Omega$, and $R_3 = 20.5 \text{ k}\Omega$.

10.2.2.3 Setting Output Voltage Ramp Time (t_{dVdT})

Use Equation 1 and Equation 2 to calculate required $C_{(dVdT)}$ for achieving an inrush current of 300 mA. $C_{(dVdT)}$ = 22 nF. Figure 10-2 and Figure 10-3 illustrate the inrush current limiting performance during 50-V hot-plug in condition.

10.2.2.3.1 Support Component Selections R_{PGOOD} and C_(IN)


The R_{PGOOD} serves as pull-up for the open-drain output. The current sink by this pin must not exceed 10 mA (see the *Section 7.1* table). TI recommends typical resistance value in the range of 10 k Ω to 100 k Ω for R_{PGOOD} . Figure 10-5 and Figure 10-7 illustrate the power up and power down performance of the system respectively. The C_{IN} is a local bypass capacitor to suppress noise at the input. TI recommends a minimum of 0.1 μ F for $C_{(IN)}$.

Submit Document Feedback


Copyright © 2023 Texas Instruments Incorporated



10.2.3 Application Curves







10.3 System Examples

10.3.1 Simple 24-V Power Supply Path Protection

With the TPS1663x, a simple 24-V power supply path protection can be realized using a minimum of three external components, as shown in the schematic diagram in Figure 10-9. The external components required are a $R_{(ILIM)}$ resistor to program the current limit and $C_{(IN)}$ and $C_{(OUT)}$ capacitors.




Figure 10-9. TPS16630 Configured for a Simple Power Supply Path Protection

Protection features with this configuration include:

- · 39-V (maximum) overvoltage clamp output
- Inrush current control with 24-V/500-µs output voltage slew rate
- Accurate current limiting with auto-retry

10.4 Power Supply Recommendations

The TPS1663x eFuse is designed for the supply voltage range of 4.5 V \leq V_{IN} \leq 60 V. If the input supply is located more than a few inches from the device, TI recommends an input ceramic bypass capacitor higher than 0.1 μ F. Power supply must be rated higher than the current limit set to avoid voltage droops during overcurrent and short circuit conditions.

10.4.1 Transient Protection

In case of short circuit and overload current limit, when the device interrupts current flow, input inductance generates a positive voltage spike on the input and output inductance generates a negative voltage spike on the output. The peak amplitude of voltage spikes (transients) depends on the value of inductance in series to the

Instruments www.ti.com

input or output of the device. These transients can exceed the Section 7.1 of the device if steps are not taken to address the issue.

Typical methods for addressing transients include:

- Minimizing lead length and inductance into and out of the device
- Using large PCB GND plane
- Using a Schottky diode across the output and GND to absorb negative spikes
- Using low value ceramic capacitor (C_(IN) to approximately 0.1 µF) to absorb the energy and dampen the transients.

The approximate value of input capacitance can be estimated with Equation 10.


$$V_{\text{spike}(\text{Absolute})} = V_{\text{(IN)}} + I_{\text{(Load)}} \times \sqrt{\frac{L_{\text{(IN)}}}{C_{\text{(IN)}}}}$$
(10)

where

- V_(IN) is the nominal supply voltage
- I_(LOAD) is the load current
- L_(IN) equals the effective inductance seen looking into the source
- C_(IN) is the capacitance present at the input

Some applications can require additional Transient Voltage Suppressor (TVS) to prevent transients from exceeding the Section 7.1 of the device. These transients can occur during positive and negative surge tests on the supply lines. In such applications, TI recommends to place at least 1 µF of input capacitor.

The circuit implementation with optional protection components (a ceramic capacitor, TVS and Schottky diode) is shown in Figure 10-10



^{*} Optional components needed for suppression of transients

Figure 10-10. Circuit Implementation With Optional Protection Components for TPS1663x

10.5 Layout

10.5.1 Layout Guidelines

- For all the applications, TI recommends a 0.1 µF or higher value ceramic decoupling capacitor between IN terminal and GND.
- High current carrying power path connections must be as short as possible and must be sized to carry at least twice the full-load current. See Figure 10-11 and Figure 10-12 for a typical PCB layout example.
- Locate all the TPS1663x family support components R_(ILIM), R_(PLIM), C_(dVdT), R_(IMON), UVLO, OVP resistors close to their connection pin. Connect the other end of the component to the GND with shortest trace length.

Copyright © 2023 Texas Instruments Incorporated



- The trace routing for the R_(ILIM), R_(PLIM) component to the device must be as short as possible to reduce parasitic effects on the current limit and power limit accuracy. These traces must not have any coupling to switching signals on the board.
- Protection devices such as TVS, snubbers, capacitors, or diodes must be placed physically close to the
 device they are intended to protect, and routed with short traces to reduce inductance. For example, TI
 recommends a protection Schottky diode to address negative transients due to switching of inductive loads,
 and it must be physically close to the OUT and GND pins.
- Thermal Considerations: when properly mounted, the PowerPAD package provides significantly greater cooling ability. To operate at rated power, the PowerPAD must be soldered directly to the board GND plane directly under the device. Other planes, such as the bottom side of the circuit board, can be used to increase heat sinking in higher current applications.

Product Folder Links: TPS1663



10.5.2 Layout Example

- Top Layer
- Bottom layer GND plane
- Top Layer GND Plane
- Via to Bottom Layer




Figure 10-11. PCB Layout Example With QFN Package With a 2-Layer PCB



- Top Layer
- Bottom layer GND plane
- Top Layer GND Plane
- Via to Bottom Layer




Figure 10-12. Typical PCB Layout Example With HTSSOP Package With a 2-Layer PCB



11 Device and Documentation Support

11.1 Documentation Support

11.1.1 Related Documentation

TPS1663 Design Calculator

11.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

11.3 Support Resources

TI E2E[™] support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

11.4 Trademarks

PowerPAD™ and TI E2E™ are trademarks of Texas Instruments. All trademarks are the property of their respective owners.

11.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

11.6 Glossary

TI Glossary

This glossary lists and explains terms, acronyms, and definitions.

12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Copyright © 2023 Texas Instruments Incorporated

www.ti.com 8-Jun-2024

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TDOLOGGODIAIDD	A OT!) /F	LITOGOD	DIAID		0000	D 110 0 0	(6)	1 100000 11/510	10 / 105	TD040000	
TPS16630PWPR	ACTIVE	HTSSOP	PWP	20	2000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	TPS16630	Samples
TPS16630PWPT	ACTIVE	HTSSOP	PWP	20	250	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	TPS16630	Samples
TPS16630RGER	ACTIVE	VQFN	RGE	24	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	TPS 16630	Samples
TPS16630RGET	ACTIVE	VQFN	RGE	24	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	TPS	
11 3 10030NGE1	ACTIVE	VQIIV	NOL	24	230	Korio & Oreen	NII DAO	Level-1-200C-ONLIN	-40 to 123	16630	Samples
TPS16632RGER	ACTIVE	VQFN	RGE	24	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	TPS	Samples
										16632	Bampies
TPS16632RGET	ACTIVE	VQFN	RGE	24	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	TPS	Samples
										16632	Bumples
TPS16637PWPR	ACTIVE	HTSSOP	PWP	20	2000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	TPS16637	Samples
TPS16637RGER	ACTIVE	VQFN	RGE	24	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	TPS	Samples
										16637	Bampies

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.



PACKAGE OPTION ADDENDUM

www.ti.com 8-Jun-2024

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



www.ti.com 9-Jun-2024

TAPE AND REEL INFORMATION

NSTRUMENTS



TAPE DIMENSIONS KO P1 BO BO Cavity AO

	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS16630PWPR	HTSSOP	PWP	20	2000	330.0	16.4	6.95	7.0	1.4	8.0	16.0	Q1
TPS16630PWPT	HTSSOP	PWP	20	250	180.0	16.4	6.95	7.0	1.4	8.0	16.0	Q1
TPS16630RGER	VQFN	RGE	24	3000	330.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2
TPS16630RGET	VQFN	RGE	24	250	180.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2
TPS16632RGER	VQFN	RGE	24	3000	330.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2
TPS16632RGET	VQFN	RGE	24	250	180.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2
TPS16637PWPR	HTSSOP	PWP	20	2000	330.0	16.4	6.95	7.0	1.4	8.0	16.0	Q1
TPS16637RGER	VQFN	RGE	24	3000	330.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2



www.ti.com 9-Jun-2024




*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS16630PWPR	HTSSOP	PWP	20	2000	356.0	356.0	35.0
TPS16630PWPT	HTSSOP	PWP	20	250	210.0	185.0	35.0
TPS16630RGER	VQFN	RGE	24	3000	367.0	367.0	35.0
TPS16630RGET	VQFN	RGE	24	250	210.0	185.0	35.0
TPS16632RGER	VQFN	RGE	24	3000	367.0	367.0	35.0
TPS16632RGET	VQFN	RGE	24	250	210.0	185.0	35.0
TPS16637PWPR	HTSSOP	PWP	20	2000	356.0	356.0	35.0
TPS16637RGER	VQFN	RGE	24	3000	367.0	367.0	35.0

6.5 x 4.4, 0.65 mm pitch


SMALL OUTLINE PACKAGE

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.



PowerPAD[™] TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE




PowerPAD is a trademark of Texas Instruments.

NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
- 4. Reference JEDEC registration MO-153.
- 5. Features may differ or may not be present.



SMALL OUTLINE PACKAGE




NOTES: (continued)

- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
- 8. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature numbers SLMA002 (www.ti.com/lit/slma002) and SLMA004 (www.ti.com/lit/slma004).
- 9. Size of metal pad may vary due to creepage requirement.
- 10. Vias are optional depending on application, refer to device data sheet. It is recommended that vias under paste be filled, plugged or tented.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 11. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 12. Board assembly site may have different recommendations for stencil design.



PLASTIC QUAD FLATPACK - NO LEAD



Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.

4204104/H



PLASTIC QUAD FLATPACK- NO LEAD



NOTES:

- All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.



PLASTIC QUAD FLATPACK- NO LEAD



NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- 5. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



PLASTIC QUAD FLATPACK- NO LEAD



NOTES: (continued)

Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations..



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025. Texas Instruments Incorporated