







TSM36CA SLVSI30 - AUGUST 2024

# TSM36CA Bidirectional Surge Protection Device in SOT-23

#### 1 Features

- IEC 61000-4-2 ESD protection:
  - ±30kV contact discharge
  - ±30kV air gap discharge
- IEC61000-4-5 surge protection:
  - 20A (8/20µs)
  - Clamping voltage: 55V at 20A (8/20µs)
- IO capacitance: 15pF (typical)
- Low leakage current of 100nA (maximum)
- Industrial temperature range: -55°C to +150°C
- SOT-23 (DBZ) leaded package to minimize board space and allow for automatic optical inspection (AOI)

## 2 Applications

- Industrial sensors
- 4/20mA loops
- Lighting
- Field transmitter & sensor

## 3 Description


The TSM36CA is a 36V, bidirectional TVS protection diode designed for clamping harmful transients such as ESD and surge. The TSM36CA robustly shunts up to 20A of IEC 61000-4-5 fault current to protect systems from high power transients or lightning strikes. The TSM36CA device is rated to dissipate ESD strikes up to ±30kV (contact and air gap discharge) which exceeds the maximum level specified in the IEC 61000-4-2 international standard (Level 4).

Additionally, the TSM36CA is available in a small leaded SOT-23 (DBZ) package which is reduced in size by approximately 50 percent compared to the industry standard SMA package. The extremely low device leakage and capacitance ensures a minimal effect on the protected line.

**Package Information** 

	•	
PART NUMBER	PACKAGE (1)	PACKAGE SIZE
TSM36CA	DBZ (SOT-23, 3)	2.92mm × 2.37mm

For all available packages, see the orderable addendum at the end of the data sheet.



**Functional Block Diagram** 



# **Table of Contents**

1 Features1	6 Application and Implementation
2 Applications1	6.1 Application Information
3 Description1	7 Device and Documentation Support6
4 Pin Configuration and Functions3	7.1 Documentation Support6
5 Specifications3	7.2 Receiving Notification of Documentation Updates6
5.1 Absolute Maximum Ratings3	7.3 Support Resources
5.2 ESD Ratings—JEDEC Specification3	
5.3 ESD Ratings—IEC Specification	7.5 Electrostatic Discharge Caution7
5.4 Recommended Operating Conditions4	7.6 Glossary
5.5 Thermal Information4	8 Revision History7
5.6 Electrical Characteristics4	9 Mechanical, Packaging, and Orderable Information7
5.7 Typical Characteristics5	



# 4 Pin Configuration and Functions




Figure 4-1. DBZ Package, 3-Pin SOT-23 (Top View)

Table 4-1. Pin Functions

PIN		TYPE <sup>(1)</sup>	DESCRIPTION
NAME	NO.	I I I PE\ /	DESCRIPTION
IO 1,2		I/O	Surge and ESD protected IO. Connect other pin to ground.
NC	3	NC	Leave this pin floating for proper performance.

(1) I = Input, O = Output, I/O = Input or Output, NC = No connect

## **5 Specifications**

# **5.1 Absolute Maximum Ratings**

 $T_{\Delta} = 25^{\circ}$ C (unless otherwise noted) (1)

,	Parameter	MIN	MAX	UNIT
P <sub>PPM</sub>	IEC 61000-4-5 Power (t <sub>p</sub> - 8/20 μs) Peak Pulse Power at 25°C		1400	W
I <sub>PPM</sub>	IEC 61000-4-5 Current (t <sub>p</sub> - 8/20 µs) Peak Pulse Current at 25°C		20	А
T <sub>A</sub>	Operating free-air temperature	<b>–</b> 55	150	°C
T <sub>stg</sub>	Storage temperature	-65	155	°C

<sup>(1)</sup> Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute Maximum Ratings do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If used outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.

#### 5.2 ESD Ratings—JEDEC Specification

	VALUE	UNIT		
V	Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/ JEDEC JS-001	± 2500	
V <sub>(ESD)</sub>	Electrostatic discharge	Charged device model (CDM), per JEDEC specification JS-002	± 1000	V

#### 5.3 ESD Ratings—IEC Specification

T<sub>A</sub> = 25°C (unless otherwise noted)

Copyright © 2024 Texas Instruments Incorporated

	VALUE	UNIT			
V		IEC 61000-4-2 Contact Discharge, all pins	±30000	V	
V <sub>(ESD)</sub>	Electrostatic discharge	IEC 61000-4-2 Air-gap Discharge, all pins	±30000	\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	



## **5.4 Recommended Operating Conditions**

over operating free-air temperature range (unless otherwise noted)

	Parameter	MIN	NOM MAX	UNIT
V <sub>IN</sub>	Input voltage	-36	36	V
T <sub>A</sub>	Operating free-air temperature	<b>–</b> 55	150	°C

## 5.5 Thermal Information

		TSM36CA	
	THERMAL METRIC <sup>(1)</sup>	DBZ (SOT-23)	UNIT
		3 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	204.4	°C/W
R <sub>0JC(top)</sub>	Junction-to-case (top) thermal resistance	96.9	°C/W
R <sub>0JB</sub>	Junction-to-board thermal resistance	39.9	°C/W
$\Psi_{JT}$	Junction-to-top characterization parameter	7.1	°C/W
$\Psi_{JB}$	Junction-to-board characterization parameter	39.5	°C/W
R <sub>θJC(bot)</sub>	Junction-to-case (bottom) thermal resistance	N/A	°C/W

For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

## **5.6 Electrical Characteristics**


T<sub>A</sub> = 25°C (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V <sub>RWM</sub>	Reverse stand-off voltage		-36		36	V
$V_{BR}$	Breakdown voltage <sup>(1)</sup>	I <sub>IO</sub> = 10 mA, IO to GND and GND to IO	37.8		44.2	V
V	Surge clamping voltage, t <sub>p</sub> =	I <sub>PP</sub> = 10A, IO to GND	47		58	V
V <sub>CLAMP</sub>	8/20 μs <sup>(2)</sup>	I <sub>PP</sub> = 20A, IO to GND		55	71	V
I <sub>LEAK</sub>	Leakage current	V <sub>IO</sub> = +36 V		25	100	nA
R <sub>DYN</sub>	Dynamic resistance	$t_p$ = 8/20 $\mu$ s, from IO to GND		1.0		Ω
C <sub>LINE</sub>	Line capacitance	V <sub>IO</sub> = 0 V, f = 1 MHz, V <sub>p-p</sub> = 30 mV		15	20	pF

- $V_{BR}$  is defined as the voltage when ±10 mA is applied in the positive-going direction. Device stressed with 8/20  $\mu$ s exponential decay waveform according to IEC 61000-4-5.



## 5.7 Typical Characteristics



## 6 Application and Implementation

#### Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

#### **6.1 Application Information**

TSM36CA is a diode type TVS that provides a path to ground for dissipating transient voltage spikes, such as ESD or surge, on signal lines and power lines. Connect the device in parallel to the down stream circuitry for protection. As the current from the transient passes through the device, only a small voltage drop is present across the diode. This is the voltage presented to the protected IC. The low  $R_{\rm DYN}$  of the triggered TVS holds this voltage ( $V_{\rm CLAMP}$ ) to a safe level for the protected IC. For more information on how to properly use this device, refer to the ESD Packaging and Layout Guide for details.

One comon example of implementing TSM36CA is to protect both sides of a PLC module and a sensor transmitter, as shown in the figure below.




Figure 6-1. Typical Application Diagram

## 7 Device and Documentation Support

### 7.1 Documentation Support

#### 7.1.1 Related Documentation

For related documentation, see the following:

- Texas Instruments, TI's IEC 61000-4-x Testing application note
- Texas Instruments. ESD Lavout Guide user's guide
- Texas Instruments, ESD Protection Diodes EVM user's guide
- Texas Instruments, Generic ESD Evaluation Module user's guide
- Texas Instruments, Reading and Understanding an ESD Protection Data Sheet user's guide

#### 7.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Notifications* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

#### 7.3 Support Resources

TI E2E<sup>™</sup> support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

#### 7.4 Trademarks

TI E2E<sup>™</sup> is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

#### 7.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

## 7.6 Glossary

TI Glossary

This glossary lists and explains terms, acronyms, and definitions.

## 8 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

DATE	REVISION	NOTES
August 2024	*	Initial Release

# 9 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Copyright © 2024 Texas Instruments Incorporated



www.ti.com 22-Aug-2024

#### PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
							(6)				
TSM36CADBZR	ACTIVE	SOT-23	DBZ	3	3000	RoHS & Green	NIPDAU   SN	Level-1-260C-UNLIM	-55 to 150	(3IIG, 3LC8)	Samples

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



SMALL OUTLINE TRANSISTOR




### NOTES:

- All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
   This drawing is subject to change without notice.
   Reference JEDEC registration TO-236, except minimum foot length.

- 4. Support pin may differ or may not be present.
- 5. Body dimensions do not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.25mm per side



SMALL OUTLINE TRANSISTOR



NOTES: (continued)

- 5. Publication IPC-7351 may have alternate designs.6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE TRANSISTOR



NOTES: (continued)

- 7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 8. Board assembly site may have different recommendations for stencil design.



## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated