









TUSB1021-Q1 SLLSFP2 - SEPTEMBER 2024

# TUSB1021-Q1 Automotive USB Type-C® 10Gbps **Linear Redriver MUX and DeMUX**

#### 1 Features

- USB Type-C<sup>®</sup> 2:1 or 1:2 redriver MUX
- Supports USB 3.2 up to 10Gbps
- Ultra-low-power architecture
- Linear redriver with up to 13.3dB equalization at 5GHz
- Sixteen equalization settings
- Configuration through GPIO or I<sup>2</sup>C
- Supports either 1.8V or 3.3V I<sup>2</sup>C signaling levels
- Hot-plug capable
- No Host/Device side requirement
- Operates from a single 3.3V supply
- Automotive Grade 2 temperature range: -40°C to
- Package: 5mm × 7mm, 0.5mm pitch VQFN

# 2 Applications

- Automotive testers
- Automotive head units
- Automotive infotainment and cluster

## 3 Description


The TUSB1021-Q1 is a linear redriver with 1:2 DeMUX or 2:1 MUX function for USB Type-C® applications. The TUSB1021-Q1 is intended to reside between a Host and a USB-C® receptacle or between a USB device and a USB-C® receptacle. The TUSB1021-Q1 supports USB 3.2 data rates up to 10Gbps and supports USB 3.2 low power states (Disconnect, U1, U2, and U3)

The TUSB1021-Q1 provides sixteen levels of receive linear equalization to compensate for inter symbol interference (ISI) due to cable and board trace loss. The device operates on a single 3.3V supply and comes in an automotive grade 2 temperature range.

### **Package Information**

PART NUMBER	PACKAGE <sup>(1)</sup>	PACKAGE SIZE <sup>(2)</sup>
TUSB1021-Q1	RGF (VQFN, 40)	7mm × 5mm

- For all available packages, see Section 12. (1)
- The package size (length × width) is a nominal value and includes pins, where applicable.



**Simplified Schematic** 



# **Table of Contents**

1 Features	1	8.2 T
2 Applications		8.3 P
3 Description		8.4 L
4 Pin Configuration and Functions		9 Regis
5 Specifications		9.1 G
5.1 Absolute Maximum Ratings	6	00
5.2 ESD Ratings	<u>6</u>	9.2 U
5.3 Recommended Operating Conditions	6	0x2
5.4 Thermal Information		9.3 L
5.5 Electrical Characteristics	7	0x2
5.6 Timing Requirements	9	9.4 U
5.7 Switching Characteristics	9	0x2
5.8 Typical Characteristics		10 Dev
6 Parameter Measurement Information		10.1
7 Detailed Description	14	10.2
7.1 Overview		10.3
7.2 Functional Block Diagram	15	10.4
7.3 Feature Description	15	10.5
7.4 Device Functional Modes		11 Rev
7.5 Programming	18	12 Med
8 Application and Implementation		Infor
8 1 Application Information		

	8.2 Typical Application	22
	8.3 Power Supply Recommendations	25
	8.4 Layout	
)	Register Maps	
	9.1 General Register (address = 0x0A) [reset =	
	0000001]	27
	9.2 USB3.2 Control/Status Registers (address =	
	0x20) [reset = 00000000]	27
	9.3 USB3.2 Control/Status Registers (address =	
	0x21) [reset = 00000000]	28
	9.4 USB3.2 Control/Status Registers (address =	
	0x22) [reset = 00000000]	28
1	0 Device and Documentation Support	30
	10.1 Receiving Notification of Documentation Updates	30
	10.2 Support Resources	30
	10.3 Trademarks	30
	10.4 Electrostatic Discharge Caution	30
	10.5 Glossary	30
1	1 Revision History	
	2 Mechanical, Packaging, and Orderable	
	Information	30



# **4 Pin Configuration and Functions**




Figure 4-1. RGF Package, 40-Pin (VQFN) (Top View)

**Table 4-1. Pin Functions** 

PIN		TYPE(1)	DESCRIPTION		
NAME	NO.	ITPE(")	DESCRIPTION		
RSVD1	32	0	Reserved. Leave unconnected.		
RSVD2	31	0	Reserved. Leave unconnected.		
RSVD3	29	0	Reserved. Leave unconnected.		
RSVD4	28	0	eserved. Leave unconnected.		
RSVD5	26	0	Reserved. Leave unconnected.		
RSVD6	25	0	eserved. Leave unconnected.		
RSVD7	23	0	Reserved. Leave unconnected.		
RSVD8	22	0	Reserved. Leave unconnected.		
TX1n	2	Diff O	Differential negative output. Connect to the TX1n pin on the Type-C receptacle through an external AC-coupling capacitor.		
TX1p	1	Diff O	Differential positive output. Connect to the TX1p pin on the Type-C receptacle through an external AC-coupling capacitor.		
RX1n	5	Diff I	Differential negative input. Connect to the RX1n pin on the Type-C receptacle through an external AC-coupling capacitor.		
RX1p	4	Diff I	Differential positive input. Connect to the RX1p pin on the Type-C receptacle through an external AC-coupling capacitor.		
RX2p	8	Diff I	Differential positive input. Connect to the RX2p pin on the Type-C receptacle through an external AC-coupling capacitor.		



# **Table 4-1. Pin Functions (continued)**

PIN	PIN				
NAME	NO.	TYPE <sup>(1)</sup>	DESCRIPTION		
RX2n	7	Diff I	Differential negative input. Connect to the RX2p pin on the Type-C receptacle through an external AC-coupling capacitor.		
TX2p	11	Diff O	Differential positive output. Connect to the TX2p pin on the Type-C receptacle through an external AC-coupling capacitor.		
TX2n	10	Diff O	Differential negative output. Connect to the TX2n pin on the Type-C receptacle through an external AC-coupling capacitor.		
SSTXp	40	Diff I	Differential positive input. Connect to the USB3.2 Host/Device transmitter through an external AC-coupling capacitor.		
SSTXn	39	Diff I	Differential negative input. Connect to the USB3.2 Host/Device transmitter through an external AC-coupling capacitor.		
SSRXp	37	Diff O	Differential positive output. Connect to the USB3.2 Host/Device receiver through an external AC-coupling capacitor.		
SSRXn	36	Diff O	ifferential negative output. Connect to the USB3.2 Host/Device receiver through an xternal AC-coupling capacitor.		
EQ1	6	4 Level I	This pin along with EQ0 sets the USB receiver equalizer gain for RX1 and RX2. If not used, this pin can be left unconnected.		
EQ0	3	4 Level I	This pin along with EQ1 sets the USB receiver equalizer gain for RX1 and RX2. If not used, this pin can be left unconnected.		
EN	21	2 Level I (PD)	Device Enable. For normal operation, pull this pin up to 3.3V through a 10k to $50k\Omega$ resistor.		
TEST2	24	2 Level I	Test4. Connect directly to GND or pulldown with a 100k or less resistor.		
I2C_EN	9	4 Level I	I <sup>2</sup> C Programming Mode or GPIO Programming Select. I <sup>2</sup> C is only disabled when is "0".  0 = GPIO mode (I <sup>2</sup> C disabled)  R = TI Test Mode (I <sup>2</sup> C enabled at 3.3V)  F = I <sup>2</sup> C enabled at 1.8V  1 = I <sup>2</sup> C enabled at 3.3V.		
RSVD9	16	I/O, CMOS	Reserved. Leave unconnected.		
RSVD10	17	I/O, CMOS	Reserved. Leave unconnected.		
RSVD11	18	I/O, CMOS	Reserved. Leave unconnected.		
RSVD12	19	I/O, CMOS	Reserved. Leave unconnected.		
TEST3	34	4 Level I	Test pin. Leave unconnected.		
A1	27	4 Level I	When I2C_EN ≠ "0", this pin also sets the TUSB1021-Q1 I <sup>2</sup> C address.		
SSEQ1	35	4 Level I	Along with SSEQ0, sets the USB receiver equalizer gain for SSTXP/N receiver.		
SSEQ0/A0	30	4 Level I	Along with SSEQ1, sets the USB receiver equalizer gain for SSTXP/N receiver. When I2C_EN $\neq$ "0", this pin also sets the TUSB1021-Q1 I <sup>2</sup> C address. If I2C_EN = "F", then this pin must be set to "F" or "0".		
FLIP/SCL	13	2 Level I (Failsafe) (PD)	When I2C_EN = "0", this is Flip control pin, L: normal orientation H: flip orientation When I2C_EN != "0", this pin is I <sup>2</sup> C clock. When used for a I <sup>2</sup> C clock, pull up to the VCC I2C supply on the I <sup>2</sup> C controller.		
CTL0/SDA	14	2 Level I (Failsafe) (PD)			
TEST1	15	2 Level I (PD)	Test. Leave unconnected or pulldown to GND.		
VCC	12	Р	3.3V Power Supply		
VCC	20	Р	3.3V Power Supply		
VCC	38	Р	3.3V Power Supply		



# **Table 4-1. Pin Functions (continued)**

PIN		TYPE <sup>(1)</sup>	DESCRIPTION	
NAME	NO.	IIFE( /	DESCRIPTION	
NC	33	NC	No connect pin. Leave open.	
GND	Thermal Pad	G	Ground	

(1) I = input, O = output, Diff = differential, P = power, NC = no connection, G = ground



# **5 Specifications**

# 5.1 Absolute Maximum Ratings

over operating free-air temperature and voltage range (unless otherwise noted)(1)

		MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage range	-0.3	4	V
V <sub>IN_DIFF</sub>	Differential voltage at differential inputs		±2.5	V
V <sub>IN_SE</sub>	Input voltage at differential Inputs	-0.5	4	V
V <sub>IN_CMOS</sub>	Input voltage at CMOS inputs	-0.3	4	V
T <sub>J</sub>	Junction temperature		125	°C
T <sub>STG</sub>	Storage temperature	-65	150	°C

<sup>(1)</sup> Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute Maximum Ratings do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If used outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.

# 5.2 ESD Ratings

			VALUE	UNIT
V	Electrostatic discharge	Human body model (HBM), per AEC Q100-002 <sup>(1)</sup> , all pins	±4000	V
V <sub>(ESD)</sub>	Electrostatic discharge	Charged device model (CDM), per AEC Q100-011, all pins	±1500	V

<sup>(1)</sup> AEC Q100-002 indicates that HBM stressing must be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

## **5.3 Recommended Operating Conditions**

over operating free-air temperature and voltage range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
V <sub>CC</sub>	Supply voltage	3	3.3	3.6	V
V <sub>CC_RAMP</sub>	Power supply ramp	0.1		100	ms
V <sub>I2C</sub>	Supply that external resistors on SDA and SCL are pulled up too	1.7		3.6	V
V <sub>PSN</sub>	Power supply noise on VCC			100	mV
T <sub>A</sub>	Ambient temperature	-40		105	°C
T <sub>PCB</sub>	PCB temperature (1mm away from the device)	-40		112	°C

# 5.4 Thermal Information

		Device	
	THERMAL METRIC(1)	RGF (VQFN)	UNIT
		40 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	29.3	°C/W
R <sub>0JC(top)</sub>	Junction-to-case (top) thermal resistance	18.6	°C/W
R <sub>0JB</sub>	Junction-to-board thermal resistance	10.8	°C/W
$\Psi_{JT}$	Junction-to-top characterization parameter	0.3	°C/W
$\Psi_{JB}$	Junction-to-board characterization parameter	10.7	°C/W
R <sub>0JC(bot)</sub>	Junction-to-case (bottom) thermal resistance	3.5	°C/W

<sup>(1)</sup> For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application note.



# **5.5 Electrical Characteristics**

over operating free-air temperature and voltage range (unless otherwise noted)

over open	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Dawar	PARAMETER	TEST CONDITIONS	IVIIIV	111	IVIAA	ONII
Power						
P <sub>CC</sub> - ACTIVE- USB	Average active power in USB-only mode while in U0	CTL0 = H; Link in U0 at 10Gbps;		340		mW
P <sub>CC-NC-</sub> USB	Average power in USB mode while in disconnect state.	CTL0 = H; No USB device detected;		2.5		mW
P <sub>CC-U2U3</sub>	Average power in USB mode while in U2/U3 state	CTL0 = H; Link in U2 or U3;		2.5		mW
P <sub>CC</sub> - shutdow N	Average power in shutdown mode.	CTL0 = L; I2C_EN = "0";		0.7		mW
4-State Cl	MOS Inputs(EQ[1:0], SSEQ[1:0], I2C_EN)					
I <sub>IH</sub>	High-level input current	V <sub>CC</sub> = 3.6V; V <sub>IN</sub> = 3.6V	20		80	μA
I <sub>IL</sub>	Low-level input current	V <sub>CC</sub> = 3.6V; V <sub>IN</sub> = 0V	-160		-40	μA
	Threshold 0 / R	V <sub>CC</sub> = 3.3V		0.59		V
4-Level V <sub>TH</sub>	Threshold R/ Float	V <sub>CC</sub> = 3.3V		1.65		V
VIH	Threshold Float / 1	V <sub>CC</sub> = 3.3V		2.7		V
R <sub>PU</sub>	Internal pullup resistance			45		kΩ
R <sub>PD</sub>	Internal pulldown resistance			95		kΩ
2-State Ci	MOS Input (EN, FLIP, CTL0) CTL0 and FL	IP are Failsafe				
V <sub>IH</sub>	High-level input voltage		2.2		3.6	V
$V_{IL}$	Low-level input voltage		0	,	8.0	V
R <sub>PD</sub>	Internal pull-down resistance for FLIP, CTL0, and EN.			500		kΩ
I <sub>IH-EN</sub>	High-level input current for EN pin	V <sub>IN</sub> = 3.6V	4	,	12	μΑ
I <sub>IL-EN</sub>	Low-level input current for EN pin	$V_{IN}$ = GND, $V_{CC}$ = 3.6V	-1		1	μA
I <sub>IH-FLIP</sub>	High-level input current for FLIP pin	V <sub>IN</sub> = 3.6V	4		12	μΑ
I <sub>IL-FLIP</sub>	Low-level input current for FLIP pin	V <sub>IN</sub> = GND, V <sub>CC</sub> = 3.6V	-1		1	μΑ
I <sub>IH-CTL0</sub>	High-level input current for CTL0 pin	V <sub>IN</sub> = 3.6V	4		12	μΑ
I <sub>IL-CTL0</sub>	Low-level input current for CTL0 pin	$V_{IN}$ = GND, $V_{CC}$ = 3.6V	-1	,	1	μΑ
I2C Contr	ol Pins SCL, SDA				<u> </u>	
V <sub>IH</sub>	High-level input voltage	I2C_EN = "1" or "R" (3.3V I2C levels)	2.2		3.6	V
V <sub>IL</sub>	Low-level input voltage	I2C_EN = "1" or "R" (3.3V I2C levels)	0		0.8	V
V <sub>IH</sub>	High-level input voltage	I2C_EN = "F" (1.8V I2C levels)	1.2	,	3.6	V
V <sub>IL</sub>	Low-level input voltage	I2C_EN = "F" (1.8V I2C levels)	0	,	0.4	V
V <sub>OL</sub>	Low-level output voltage	I2C_EN! = "0"; I <sub>OL</sub> = 3mA	0		0.4	V
I <sub>OL</sub>	Low-level output current	I2C_EN!="0"; V <sub>OL</sub> =0.4V	20			mA
I <sub>i_I2C</sub>	Input current on SDA pin	0.1 × V <sub>I2C</sub> < Input voltage < 3.3V	-10		10	μA
C <sub>i_I2C</sub>	Input capacitance				10	pF
USB Diffe	rential Receiver (RX1P/N, RX2P/N, SSTX	P/N)				
V <sub>RX-DIFF-</sub> PP	Input differential peak-peak voltage swing linear dynamic range	AC-coupled differential peak-to-peak signal measured post CTLE through a reference channel		1200		mVppd
V <sub>RX-DC-</sub>	Common-mode voltage bias in the receiver (DC)			0		V
R <sub>RX-DIFF-</sub>	Differential input impedance (DC)	Present after a USB3 device is detected on TXP/TXN	72		120	Ω



# **5.5 Electrical Characteristics (continued)**

over operating free-air temperature and voltage range (unless otherwise noted)

over oper	aling free-air temperature and voltage	, , ,	MIN TVD		BAAY	LINIT
_	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
R <sub>RX-CM-</sub> DC	Receiver DC common mode impedance	Present after a USB3 device is detected on TXP/TXN	18		30	Ω
Z <sub>RX-HIGH-</sub> IMP-DC- POS	Common-mode input impedance with termination disabled (DC)	Present when no USB3 device is detected on TXP/TXN. Measured over the range of 0V to 500mV with respect to GND.	25			kΩ
V <sub>SIGNAL</sub> - DET-DIFF- PP	Input differential peak-to-peak signal detect assert level	At 10Gbps, No loss and bit rate PRBS7 pattern		95		mVppd
V <sub>RX-IDLE-</sub> DET-DIFF- PP	Input differential peak-to-peak signal detect de-assert level	At 10 Gbps, No loss and bit rate PRBS7 pattern		70		mVppd
V <sub>RX-LFPS-</sub> DET-DIFF- PP	Low-frequency periodic signaling (LFPS) detect threshold	25°C ≤ T <sub>A</sub> ≤ 105°C; Below the minimum is squelched. Tested at 25MHz and 300mVppd VIN.	100		300	mVppd
RL <sub>RX-DIFF</sub>	Differential return loss	50MHz to 1.25GHz at 90Ω; Lowest EQ setting; FLIP = L;		-23		dB
RL <sub>RX-DIFF</sub>	Differential return loss	5GHz at $90\Omega$ ; Lowest EQ setting; FLIP = L;		-12		dB
RL <sub>RX-CM</sub>	Common-mode return loss	50 MHz to $5 GHz$ at $90 Ω$ ; Lowest EQ setting; FLIP = L;		-8		dB
EQ <sub>SSP</sub>	Receiver equalization for RX1/2 receivers at maximum setting	At 5GHz; FLIP = L;		13.3		dB
EQ <sub>SSP</sub>	Receiver equalization for SSTX receiver at maximum setting	At 5GHz; FLIP = L;		10.5		dB
USB Diffe	rential Transmitter (TX1P/N, TX2P/N, SS	RXP/N)				
V <sub>TX-DIFF-</sub> PP	Transmitter dynamic differential voltage swing range.			1300		mVppd
V <sub>TX-RCV-</sub> DETECT	Amount of voltage change allowed during Receiver Detection	At 3.3V			600	mV
V <sub>TX-CM-</sub>	Transmitter idle common-mode voltage change while in U2/U3 and not actively transmitting LFPS	Measured at the connector side of the AC-coupling capacitor with $50\Omega$ load	-600		600	mV
V <sub>TX-DC-</sub>	Common-mode voltage bias in the transmitter (DC)	In U0;	1.5		2.1	V
V <sub>TX-CM-</sub> AC-PP- ACTIVE	TX AC common-mode voltage active	At 3.3V; Maximum mismatch from Txp+Txn for both time and amplitude			100	mVpp
V <sub>TX-IDLE-</sub> DIFF-AC-PP	AC electrical idle differential peak-to-peak output voltage	At package pins after high-pass filter (HPF) to remove DC component; HPF = 1/LPF; No AC or DC signals are applied at RX terminals;	0		10	mV
V <sub>TX-IDLE-</sub> DIFF-DC	DC electrical idle differential output voltage	At package pins after low-pass filter (LPF) to remove AC component; LPF = 1/HPF; No AC or DC signals are applied at RX terminals;	0		10	mV
V <sub>TX-CM-</sub> DC- ACTIVE- IDLE-DELTA	Absolute DC common-mode voltage between U1 and U0	At package pin			200	mV
R <sub>TX-DIFF</sub>	Differential impedance of the driver		75		120	Ω
R <sub>TX-CM</sub>	Common-mode impedance of the driver	Measured with respect to AC ground over 0V to 500mV	18		30	Ω



# **5.5 Electrical Characteristics (continued)**

over operating free-air temperature and voltage range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
C <sub>AC</sub> -	External AC-coupling capacitor		75		265	nF
I <sub>TX-SHORT</sub>	TX short-circuit current	TX+/- shorted to GND			67	mA
RL <sub>TX-DIFF</sub>	Differential return loss (SDD22)	50MHz to 1.25GHz at $90$ Ω; Lowest EQ setting; FLIP = L;		-25		dB
RL <sub>TX</sub> -	Differential return loss (SDD22)	5GHz at 90Ω; Lowest EQ setting; FLIP = L;		-12		dB
RL <sub>TX-CM</sub>	Common-mode return loss (SCC22)	50MHz to 5GHz at 90Ω; Lowest EQ setting; FLIP = L;	-9			dB
AC Electr	ical Characteristics					
Crosstalk	Differential crosstalk between TX and RX signal pairs	At 5GHz; FLIP = L;		-39		dB
G <sub>LF</sub>	Low-frequency voltage gain.	At 100MHz, 600mVpp V <sub>ID</sub>	-0.25	0.6	1.5	dB
G <sub>LF_LFPS</sub>	Low-frequency voltage gain for SSTX -> TX1/TX2 path	At 10MHz to 50MHz sine wave; 1.0Vpp $V_{ID}$ ; EQ = 0; FLIP = 0 and 1;	-0.5	0.8	1.6	dB
CP <sub>1 dB-LF</sub>	Low-frequency –1dB compression point	At 100MHz, 200mVpp < V <sub>ID</sub> < 2000mVpp		1000		mVpp
CP <sub>1 dB-HF</sub>	High-frequency –1dB compression point	At 5GHz, 200mVpp < V <sub>ID</sub> < 2000mVpp		770		mVpp
D <sub>J_10G</sub>	TX output deterministic jitter	200mVpp < V <sub>ID</sub> < 2000mVpp, PRBS7, 10Gbps, 10dB pre-channel and 1dB post- channel, Optimal EQ setting		0.07		Ulpp

# 5.6 Timing Requirements

		MIN	NOM	MAX	UNIT
USB3					
t <sub>IDLEEntry</sub> ,	Delay from U0 to electrical idle		10		ns
t <sub>IDLEExit_U1</sub>	U1 exit time: break in electrical idle to the transmission of LFPS		6		ns
t <sub>IDLEExit_U2U</sub>	U2/U3 exit time: break in electrical idle to transmission of LFPS		10		μs
t <sub>RXDET_INTV</sub>	RX detect interval while in disconnect			12	ms
t <sub>IDLEExit_DIS</sub>	Disconnect exit time		10		μs
t <sub>Exit_SHTDN</sub>	Shutdown exit time (CTL0 = V <sub>CC</sub> /2 to U2/U3)		1		ms
t <sub>DIFF_DLY</sub>	Differential propagation delay (20% to 80% of differential voltage measured 1.7 inch from the output pin)			300	ps
t <sub>PWRUPACTI</sub> VE	Time when Vcc reaches 70% to device active			1	ms
t <sub>R</sub> , t <sub>F</sub>	Output rise/fall time		40		ps
Output rise/fall time mismatch (20% to 80% of differential voltage measured 1.7 inch from the output pin)				5	ps

# **5.7 Switching Characteristics**

over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
I <sup>2</sup> C (SDA and SCL)						
f <sub>SCL</sub>	I <sup>2</sup> C clock frequency				1	MHz
t <sub>BUF</sub>	Bus free time between START and STOP conditions		0.5			μs



# **5.7 Switching Characteristics (continued)**

over operating free-air temperature range (unless otherwise noted)


PARAMETER		TEST CONDITIONS	MIN	TYP MAX	UNIT
t <sub>HDSTA</sub>	Hold time after repeated START condition. After this period, the first clock pulse is generated		0.26		μs
t <sub>LOW</sub>	Low period of the I <sup>2</sup> C clock		0.5		μs
t <sub>HIGH</sub>	High period of the I <sup>2</sup> C clock		0.26		μs
t <sub>SUSTA</sub>	Setup time for a repeated START condition		0.26		μs
t <sub>HDDAT</sub>	Data hold time		0.004		μs
t <sub>SUDAT</sub>	Data setup time		50		ns
t <sub>R</sub>	Rise time of both SDA and SCL signals			120	ns
t <sub>F</sub>	Device output fall time for SDA	30pF load	0.7	5	ns
t <sub>SUSTO</sub>	Setup time for STOP condition		0.26		μs
C <sub>b</sub>	Capacitive load for each bus line			100	pF

Submit Document Feedback

Copyright © 2024 Texas Instruments Incorporated




# 5.8 Typical Characteristics





# **5.8 Typical Characteristics (continued)**



# **6 Parameter Measurement Information**




Figure 6-1. I<sup>2</sup>C Timing Diagram Definitions




Figure 6-2. Propagation Delay




Figure 6-3. Electrical Idle Mode Exit and Entry Delay




Figure 6-4. Output Rise and Fall Times



# 7 Detailed Description

#### 7.1 Overview

The TUSB1021-Q1 is a linear redriving switch that supports data rates up to 10Gbps. This device uses 5<sup>th</sup> generation USB redriver technology.


The TUSB1021-Q1 provides sixteen levels of receive equalization to compensate for cable and board trace loss which if not equalized causes inter-symbol interference (ISI) when USB 3.2 signals travel across a PCB or cable. This device requires a 3.3V power supply. The device comes in an automotive grade 2 temperature range.

The TUSB1021-Q1 enables the system to pass both transmitter compliance and receiver jitter tolerance tests for USB 3.2. The redriver recovers incoming data by applying equalization that compensates for channel loss, and drives out signals with a high differential voltage. Each channel has a receiver equalizer with selectable gain settings. Set the equalization based on the amount of insertion loss in the channels connected to the TUSB1021-Q1. Independent equalization control for each channel can be set using EQ[1:0] and SSEQ[1:0] pins.

The TUSB1021-Q1 advanced state machine makes the device transparent to hosts and devices. After power up, the TUSB1021-Q1 periodically performs receiver detection on the TX pairs. If the device detects a USB 3.2 receiver, the RX termination is enabled, and the TUSB1021-Q1 is ready to re-drive.



# 7.2 Functional Block Diagram



# 7.3 Feature Description

#### 7.3.1 USB 3.2

The TUSB1021-Q1 supports USB 3.2 up to 10Gbps. The TUSB1021-Q1 supports all the USB defined power states (U0, U1, U2, and U3). The TUSB1021-Q1 is a linear redriver, therefore the TUSB1021-Q1 cannot decode

USB3.2 physical layer traffic. The TUSB1021-Q1 monitors the actual physical layer conditions like receiver termination, electrical idle, LFPS, and SuperSpeed signaling rate to determine the USB power state of the USB 3.2 interface.

The TUSB1021-Q1 features an intelligent low-frequency periodic signaling (LFPS) detector. The LFPS detector automatically senses the low-frequency signals and disables receiver equalization functionality. When not receiving LFPS, the TUSB1021-Q1 enables receiver equalization based on the EQ[1:0] and SSEQ[1:0] pins or values programmed into EQ1\_SEL, EQ2\_SEL, and SSEQ\_SEL registers.

#### 7.3.2 4-Level Inputs

The TUSB1021-Q1 has (I2C\_EN, EQ[1:0], and SSEQ[1:0]) 4-level inputs pins that are used to control the equalization gain and place TUSB1021-Q1 into different modes of operation. These 4-level inputs use a resistor divider to help set the four valid levels and provide a wider range of control settings. There is an internal  $35k\Omega$  pullup and a  $95k\Omega$  pulldown. These resistors, together with the external resistor connection combine to achieve the desired voltage level.

Table 7-1. 4-Level Control Pin Settings

LEVEL	SETTINGS
0	Tie 1kΩ 5% to GND
R	Tie 20kΩ 5% to GND
F	Float (leave pin open)
1	Tie 1kΩ 5% to V <sub>CC</sub>

#### **Note**

All 4-level inputs are latched after the rising edge of internal reset. After  $t_{cfg\_hd}$ , the internal pullup and pulldown resistors are isolated to save power.

#### 7.3.3 Receiver Linear Equalization

The purpose of receiver equalization is to compensate for channel insertion loss and the resulting inter-symbol interference in the system before the input or after the output of the TUSB1021-Q1. The receiver overcomes these losses by attenuating the low-frequency components of the signals with respect to the high-frequency components. Select the proper gain setting to match the channel insertion loss. Two 4-level input pins enable up to 16 possible equalization settings. USB3.2 upstream path and USB3.2 downstream path each have two 4-level inputs. The TUSB1021-Q1 also provides the flexibility of adjusting settings through I<sup>2</sup>C registers.

#### 7.4 Device Functional Modes

# 7.4.1 USB 3.2 2:1 MUX Description

The TUSB1021-Q1 implements a 2:1 MUX between the USB-C receptacle and the USB 3.2 host, hub, or device. In pin-strap mode the selection of MUX path is controlled from the FLIP pin. In I<sup>2</sup>C mode, the MUX is controlled by FLIP\_SEL register.

Table 7-2. USB 3.2 MUX Control

FLIP PIN OR FLIP_SEL REGISTER	CTL0 PIN OR CTLSEL REGISTER	USB PATH		
X	0	Disabled		
0	1	RX1 → SSRX		
U		SSTX → TX1		
1	1	RX2 → SSRX		
'	ı	SSTX → TX2		



#### 7.4.2 Linear EQ Configuration

Each of the TUSB1021-Q1 receiver lanes has individual controls for receiver equalization. The receiver equalization gain value can be controlled either through  $I^2C$  registers or through GPIOs. The following table details the gain value for each available combination when TUSB1021-Q1 is in GPIO mode. These same options are also available in  $I^2C$  mode by updating registers EQ1\_SEL, EQ2\_SEL, and SSEQ\_SEL. Each of the 4-bit EQ configuration registers is mapped to the configuration pins as follows:  $x_SEL = \{x1[1:0], x0[1:0]\}$  where xn[1:0] are the EQ configuration pins with pin levels mapped to 2-bit values as: 0 = 00, R = 01, F = 10, I = 11.

RX1 and RX2 PORTS SSTX PORT **FOUALIZATION EQ GAIN AT 5GHz** SETTING # EQ0 PIN LEVEL **EQ1 PIN LEVEL** SSEQ1 PIN LEVEL SSEQ0 PIN LEVEL EQ GAIN AT 5GHz (dB) (dB) 0 0 0 -2.41 2.6 R -0.2 R F 1.3 4.2 0 0 5.7 2.8 4 R 0 3.8 0 6.7 R 5 R R 7.9 R R 4.9 R 8.7 R 5.8 6.6 7 R R 1 1 9.5 8 F 0 10.2 F 0 7.3 9 R 10.9 R 79 F F F F 10 11.4 8.4 F F 1 8.9 12 0 9.3 0 12.2 12.6 R 9.7 R F 1 F 10.0 10.5 15 1 1 13.3 1 1

Table 7-3. TUSB1021-Q1 Receiver Equalization GPIO Control

#### 7.4.3 USB3.2 Modes

The TUSB1021-Q1 monitors the physical layer conditions like receiver termination, electrical idle, LFPS, and SuperSpeed signaling rate to determine the state of the USB3.2 interface. Depending on the state of the USB 3.2 interface, the TUSB1021-Q1 can be in one of four primary modes of operation when USB 3.2 is enabled (CTL0 = H or CTLSEL0 = 1b1): Disconnect, U2/U3, U1, and U0.

The Disconnect mode is the state in which TUSB1021-Q1 has not detected far-end termination on upstream facing port (UFP) or downstream facing port (DFP). The Disconnect mode is the lowest power mode of each of the four modes. The TUSB1021-Q1 remains in this mode until far-end receiver termination has been detected on both UFP and DFP. The TUSB1021-Q1 immediately exits this mode and enter U0 after far-end termination is detected.

When in U0 mode, the TUSB1021-Q1 redrives all traffic received on UFP and DFP. U0 is the highest power mode of all USB3.1 modes. The TUSB1021-Q1 remains in U0 mode until electrical idle occurs on both UFP and DFP. Upon detecting electrical idle, the TUSB1021-Q1 immediately transitions to U1.

The U1 mode is the intermediate mode between U0 mode and U2/U3 mode. In U1 mode, the TUSB1021-Q1 UFP and DFP receiver termination remains enabled. The UFP and DFP transmitter DC common mode is maintained. The power consumption in U1 is similar to power consumption of U0.

Next to the Disconnect mode, the U2/U3 mode is next lowest power state. While in this mode, the TUSB1021-Q1 periodically performs far-end receiver detection. Anytime the far-end receiver termination is not detected on either UFP or DFP, the TUSB1021-Q1 leaves the U2/U3 mode and transitions to the Disconnect mode. The device also monitors for a valid LFPS. Upon detection of a valid LFPS, the TUSB1021-Q1 immediately transitions to the U0 mode. In U2/U3 mode, the TUSB1021-Q1 receiver terminations remain enabled but the TX DC common-mode voltage is not maintained.



## 7.4.4 Operation Timing - Power Up




Figure 7-1. Power-Up Timing

Table 7-4. Power-Up Timing (1) (2)

	PARAMETER	MIN	MAX	UNIT
t <sub>d_pg</sub>	V <sub>CC</sub> (minimum) to Internal Power Good asserted high		500	μs
t <sub>cfg_su</sub> CFG <sup>(1)</sup> pins setup <sup>(2)</sup>		50		μs
t <sub>cfg_hd</sub> CFG <sup>(1)</sup> pins hold		10		μs
t <sub>VCC_RAMP</sub> V <sub>CC</sub> supply ramp requirement (10% to 90%)		0.1	50	ms

- (1) Following pins comprise CFG pins: I2C\_EN, EQ[1:0], and SSEQ[1:0].
- (2) Recommend CFG pins are stable when V<sub>CC</sub> is at minimum value.

## 7.5 Programming

For further programmability, the TUSB1021-Q1 can be controlled using  $I^2C$ . The SCL and SDA pins are used for  $I^2C$  clock and  $I^2C$  data respectively.

Table 7-5. TUSB1021-Q1 I<sup>2</sup>C Target Address

A1 PIN LEVEL	SSEQ0/A0 PIN LEVEL	BIT 7 (MSB)	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0 (W/R)
0	0	1	0	0	0	1	0	0	0/1
0	R	1	0	0	0	1	0	1	0/1
0	F	1	0	0	0	1	1	0	0/1
0	1	1	0	0	0	1	1	1	0/1
R	0	0	1	0	0	0	0	0	0/1
R	R	0	1	0	0	0	0	1	0/1
R	F	0	1	0	0	0	1	0	0/1
R	1	0	1	0	0	0	1	1	0/1
F	0	0	0	1	0	0	0	0	0/1
F	R	0	0	1	0	0	0	1	0/1
F	F	0	0	1	0	0	1	0	0/1
F	1	0	0	1	0	0	1	1	0/1
1	0	0	0	0	1	1	0	0	0/1
1	R	0	0	0	1	1	0	1	0/1
1	F	0	0	0	1	1	1	0	0/1
1	1	0	0	0	1	1	1	1	0/1

Submit Document Feedback

7.5.1 TUSB1021-Q1 I<sup>2</sup>C Target Behavior

# Target Address Register Offset Data written S A6 A5 A4 A3 A2 A1 A0 0 A C7 C6 C5 C4 C3 C2 C1 C0 A D7 D6 D5 D4 D3 D2 D1 D0 A Start Wester Ack

Figure 7-2. I<sup>2</sup>C Write with Data

Use the following procedure to write data to TUSB1021-Q1 I<sup>2</sup>C registers (refer to Figure 7-2):

- 1. The controller initiates a write operation by generating a start condition (S), followed by the TUSB1021-Q1 7-bit address and a zero-value W/R bit to indicate a write cycle.
- 2. The TUSB1021-Q1 acknowledges the address cycle.
- The controller presents the register offset within TUSB1021-Q1 to be written, consisting of one byte of data, MSB-first.
- 4. The TUSB1021-Q1 acknowledges the sub-address cycle.
- 5. The controller presents the first byte of data to be written to the I<sup>2</sup>C register.
- 6. The TUSB1021-Q1 acknowledges the byte transfer.
- 7. The controller can continue presenting additional bytes of data to be written, with each byte transfer completing with an acknowledge from the TUSB1021-Q1.
- 8. The controller terminates the write operation by generating a stop condition (P).




Figure 7-3. I<sup>2</sup>C Read Without Repeated Start

Use the following procedure to read the TUSB1021-Q1 I<sup>2</sup>C registers without a repeated Start (refer Figure 7-3).

- 1. The controller initiates a read operation by generating a start condition (S), followed by the TUSB1021-Q1 7-bit address and a zero-value W/R bit to indicate a read cycle.
- 2. The TUSB1021-Q1 acknowledges the 7-bit address cycle.
- 3. Following the acknowledge the controller continues sending clock.
- 4. The TUSB1021-Q1 transmit the contents of the memory registers MSB-first starting at register 00h or last read register offset+1. If a write to the I<sup>2</sup>C register occurred prior to the read, then the TUSB1021-Q1 shall start at the register offset specified in the write.
- 5. The TUSB1021-Q1 waits for either an acknowledge (ACK) or a not-acknowledge (NACK) from the controller after each byte transfer; the I<sup>2</sup>C controller acknowledges reception of each data byte transfer.
- 6. If an ACK is received, the TUSB1021-Q1 transmits the next byte of data as long as controller provides the clock. If a NAK is received, the TUSB1021-Q1 stops providing data and waits for a stop condition (P).
- 7. The controller terminates the write operation by generating a stop condition (P).






Figure 7-4. I<sup>2</sup>C Read with Repeated Start

Use the following procedure to read the TUSB1021-Q1 I<sup>2</sup>C registers with a repeated Start (refer Figure 7-4).

- 1. The controller initiates a read operation by generating a start condition (S), followed by the TUSB1021-Q1 7-bit address and a zero-value W/R bit to indicate a write cycle.
- 2. The TUSB1021-Q1 acknowledges the 7-bit address cycle.
- 3. The controller presents the register offset within TUSB1021-Q1 to be written, consisting of one byte of data, MSB-first.
- 4. The TUSB1021-Q1 acknowledges the register offset cycle.
- 5. The controller presents a repeated start condition (Sr).
- The controller initiates a read operation by generating a start condition (S), followed by the TUSB1021-Q1
   7-bit address and a one-value W/R bit to indicate a read cycle.
- 7. The TUSB1021-Q1 acknowledges the 7-bit address cycle.
- 8. The TUSB1021-Q1 transmit the contents of the memory registers MSB-first starting at the register offset.
- 9. The TUSB1021-Q1 shall wait for either an acknowledge (ACK) or a not-acknowledge (NACK) from the controller after each byte transfer; the I<sup>2</sup>C controller acknowledges reception of each data byte transfer.
- 10. If an ACK is received, the TUSB1021-Q1 transmits the next byte of data as long as controller provides the clock. If a NAK is received, the TUSB1021-Q1 stops providing data and waits for a stop condition (P).
- 11. The controller terminates the read operation by generating a stop condition (P).




Figure 7-5. I<sup>2</sup>C Write Without Data

Use the following procedure to set a starting sub-address for I<sup>2</sup>C reads (refer to Figure 7-5).

- 1. The controller initiates a write operation by generating a start condition (S), followed by the TUSB1021-Q1 7-bit address and a zero-value W/R bit to indicate a write cycle.
- 2. The TUSB1021-Q1 acknowledges the address cycle.
- 3. The controller presents the register offset within TUSB1021-Q1 to be written, consisting of one byte of data, MSB-first.
- 4. The TUSB1021-Q1 acknowledges the register offset cycle.
- 5. The controller terminates the write operation by generating a stop condition (P).



#### Note

After initial power up, if no register offset is included for the read procedure (refer to Figure 7-3), then reads start at register offset 00h and continue byte by byte through the registers until the  $I^2C$  controller terminates the read operation. During a read operation, the TUSB1021-Q1 auto-increments the  $I^2C$  internal register address of the last byte transferred independent of whether or not an ACK was received from the  $I^2C$  controller.

Software must only access (read or write) addresses detailed in this document. Accessing reserved or undocumented addresses can result in TUSB1021-Q1 entering an undefined state.



# 8 Application and Implementation

#### **Note**

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

# **8.1 Application Information**

The TUSB1021-Q1 is a linear redriver designed specifically to compensate for intersymbol interference (ISI) jitter causes by signal attenuation through a passive medium like PCB traces or cables. Placing the TUSB1021-Q1 between the USB connector and a USB 3.2 host, hub, and device can correct signal integrity issues resulting in a more robust system.

# 8.2 Typical Application




Figure 8-1. TUSB1021-Q1 in a Host Application

#### 8.2.1 Design Requirements

For this design example, use the parameters shown in Table 8-1.

**Table 8-1. Design Parameters** 

PARAMETER <sup>(1)</sup>	VALUE
Pre-channel A to B PCB trace length, L <sub>AB</sub> . Refer to Figure 8-1.	1 inches ≤ L <sub>AB</sub> ≤ 9 inches − L <sub>CD</sub>
Post-channel C to D PCB trace length, L <sub>CD</sub> . Refer to Figure 8-1.	up to 3 inches
Maximum distance of ESD component from the USB receptacle, $L_{ESD}$	1.0 inches
Maximum distance of series resistor ( $R_{ESD}$ ) from ESD component, $L_{R\_{ESD}}$ .	0.25 inches
C <sub>AC-USB1</sub> AC-coupling capacitor (75nF to 265nF)	220nF
C <sub>AC-USB2</sub> AC-coupling capacitor (297nF to 363nF)	Options:  RX1 and RX2 are DC-coupled to USB receptacle  330nF AC-couple with R <sub>RX</sub> resistor
Optional R <sub>RX</sub> resistor (220kΩ ± 5%)	Not used
Optional R <sub>ESD</sub> (0 $\Omega$ to 2.2 $\Omega$ )	0Ω
V <sub>CC</sub> supply (3V to 3.6V)	3.3V
I <sup>2</sup> C Mode or Pin-strap Mode	I <sup>2</sup> C Mode. (MODE = "F")
1.8V or 3.3V I <sup>2</sup> C Interface	3.3V I <sup>2</sup> C. VIO_SEL pin to Float "F".

<sup>(1)</sup> Maximum trace length assumes an insertion loss of 0.2dB/inch/GHz. If insertion loss is more than 0.2dB/inch/GHz, then maximum trace length must be reduced accordingly.

#### 8.2.2 Detailed Design Procedure

Figure 8-2 shows a typical usage of the TUSB1021-Q1 device. The device can be controlled either through the GPIO pins or the I<sup>2</sup>C interface. In the example shown below, a Type-C PD controller is used to configure the device through the I<sup>2</sup>C interface. In I<sup>2</sup>C mode, the equalization settings for each receiver can be independently controlled through I<sup>2</sup>C registers. For this reason, all of the equalization pins (EQ[1:0], SSEQ[1:0]) can be left unconnected. If these pins are left unconnected, the TUSB1021-Q1 7-bit I<sup>2</sup>C target address is 0x12 because both A1 and SSEQ0/A0 are at pin level "F". If a different I<sup>2</sup>C target address is desired, set the A1 and SSEQ0/A0 pins to a level which produces the desired I<sup>2</sup>C target address.






Figure 8-2. Application Circuit



#### 8.2.2.1 ESD Protection

It may be necessary to incorporate an ESD component to protect the TUSB1021-Q1 from electrostatic discharge (ESD). TI recommends following the ESD protection recommendations listed in Table 8-2. A clamp voltage greater than value specified in Table 8-2 may require a  $R_{\text{ESD}}$  on each differential pin. Place the ESD component near the USB connector.

Table 8-2. ESD Diodes Recommended Characteristics

PARAMETER	RECOMMENDATION
Breakdown voltage	≥ 3.5V
I/O line capacitance	Data rates ≤ 5Gbps: ≤ 0.50pF
I/O line capacitance	Data rates > 5Gbps: ≤ 0.35pF
Delta capacitance between any P and N I/O pins	≤ 0.07pF
Clamping voltage at 8A I <sub>PP</sub> IO to GND <sup>(1)</sup>	≤ 4.5V
Typical dynamic resistance	≤ 30mΩ

#### (1) According to IEC 61000-4-5 (8/20µs current waveform)

#### Table 8-3. Recommended ESD Protection Component

MANUFACTURER	PART NUMBER	R <sub>ESD</sub> TO SUPPORT IEC 61000-4-2 CONTACT ±8kV		
Nexperia	PUSB3FR4	1Ω		
Nexperia	PESD2V8Y1BSF	1Ω		
Texas Instruments	TPD1E04U04DPLR	2Ω		
Texas Instruments	TPD4E02B04DQAR	2Ω		

#### 8.2.3 Application Curve




Figure 8-3. Insertion Loss of FR4 PCB Traces

#### 8.3 Power Supply Recommendations

The TUSB1021-Q1 is designed to operate with a 3.3V power supply. Do not use levels above those listed in *Recommended Operating Conditions*. If using a higher voltage system power supply, a voltage regulator can be used to step down to 3.3V. Use decoupling capacitors to reduce noise and improve power supply integrity. Use a 0.1µF capacitor on each power pin.

#### 8.4 Layout

#### 8.4.1 Layout Guidelines

- 1. Reroute the RXP/N and TXP/N with controlled  $90\Omega$  differential impedance (±15%).
- Keep away from other high speed signals.
- 3. Keep the intra-pair routing to within 2 mils.

- 4. Place length matching near the location of mismatch.
- 5. Separate each pair by at least 3 times the signal trace width.
- 6. Keep the use of bends in differential traces to a minimum. When bends are used, make sure to keep the number of left and right bends as equal as possible and the angle of the bend ≥ 135 degrees. This minimizes any length mismatch causes by the bends and therefore minimizes the impact bends have on EMI.
- 7. Route all differential pairs on the same of layer.
- 8. Keep the number of vias to a minimum. TI recommends to keep the via count to 2 or less.
- 9. Keep traces on layers adjacent to ground plane.
- 10. Do NOT route differential pairs over any plane split.
- 11. Note that adding test points can cause impedance discontinuity, and therefore negatively impact signal performance. If test points are used, place the points in series and symmetrically. The points must not be placed in a manner that causes a stub on the differential pair.

#### 8.4.2 Layout Example




Figure 8-4. Layout Example



# 9 Register Maps

## Table 9-1. Register Legend

ACCESS TAG NAME		MEANING
R Read		The field may be read by software
W Write		The field may be written by software
S Set		The field may be set by a write of one. Writes of zeros to the field have no effect.
С	Clear	The field may be cleared by a write of one. Write of zero to the field have no effect.
U Update		Hardware may autonomously update this field.
NA	No Access	Not accessible or not applicable

# 9.1 General Register (address = 0x0A) [reset = 00000001]

# Figure 9-1. General Registers

7 6		5	4	3	2	1	0
Reser	ved	Reserved	EQ_OVERRIDE	Reserved	FLIP_SEL	Reserved	CTLSEL
R		R	R/W	R/W	R/W	R/	W

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

#### Table 9-2. General Registers

Table of El Collection										
Field	Туре	Reset	Description							
Reserved.	R	00	Reserved.							
EQ_OVERRIDE	R/W	0	Setting this field allows software to use EQ settings from registers instead of value sample from pins.  0: EQ settings based on sampled state of the EQ pins (SSEQ[1:0], EQ[1:0]).  1: EQ settings based on programmed value of each of the EQ registers							
Reserved	R/W	0	Reserved							
FLIP_SEL	R/W	0	FLIP_SEL. 0: Normal orientation 1: Flip orientation							
Reserved	R/W	0	Reserved							
CTLSEL			0: Disabled. All RX and TX are disabled. 1: USB3.1 enabled. (Default)							
	Reserved.  EQ_OVERRIDE  Reserved  FLIP_SEL  Reserved	Field         Type           Reserved.         R           EQ_OVERRIDE         R/W           Reserved         R/W           FLIP_SEL         R/W           Reserved         R/W	Field         Type         Reset           Reserved.         R         00           EQ_OVERRIDE         R/W         0           Reserved         R/W         0           FLIP_SEL         R/W         0           Reserved         R/W         0							

# 9.2 USB3.2 Control/Status Registers (address = 0x20) [reset = 00000000]

# Figure 9-2. USB3.2 Control/Status Registers (0x20)

7	6	5	4	3	2	1	0
	EQ2	_SEL			EQ1	_SEL	
	R/	W/U			R/V	V/U	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

## Table 9-3. USB3.2 Control/Status Registers (0x20)

Bit	Field	Туре	Reset	Description
7:4	EQ2_SEL	R/W/U	0000	Field selects EQ level for USB3.2 RX2 receiver. When EQ_OVERRIDE = 1'b0, this field reflects the sampled state of EQ[1:0] pins. When EQ_OVERRIDE = 1'b1, software can change the EQ setting for USB3.2 RX2 receiver based on value written to this field.

Copyright © 2024 Texas Instruments Incorporated



## Table 9-3. USB3.2 Control/Status Registers (0x20) (continued)

Bit	Field	Туре	Reset	Description
3:0	EQ1_SEL	R/W/U	0000	Field selects EQ level for USB3.2 RX1 receiver. When EQ_OVERRIDE = 1'b0, this field reflects the sampled state of EQ[1:0] pins. When EQ_OVERRIDE = 1'b1, software can change the EQ setting for USB3.2 RX1 receiver based on value written to this field.

# 9.3 USB3.2 Control/Status Registers (address = 0x21) [reset = 00000000]

#### Figure 9-3. USB3.2 Control/Status Registers (0x21)

_									
	7	6	5	4	3	2	1	0	
Ī		Rese	erved		SSEQ_SEL				
		F	₹	·		R/\	N/U		

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

#### Table 9-4. USB3.2 Control/Status Registers (0x21)

Bit	Field	Туре	Reset	Description
7:4	Reserved	R	0000	Reserved
3:0	SSEQ_SEL	R/W/U	0000	Field selects EQ for USB3.1 SSTXP/N receiver. When EQ_OVERRIDE = 1'b0, this field reflects the sampled state of SSEQ[1:0] pins. When EQ_OVERRIDE = 1'b1, software can change the EQ setting for USB3.2 SSTXP/N receiver based on value written to this field.

# 9.4 USB3.2 Control/Status Registers (address = 0x22) [reset = 00000000]

# Figure 9-4. USB3.2 Control/Status Registers (0x22)

	i igaire ii eezeiz eenaren etatare i tegretere (ezzz)										
7	7 6 5		5 4		3 2		0				
CM_ACTIVE	LFPS_EQ	U2U3_LFPS_D EBOUNCE	DISABLE_U2U 3_RXDET	DFP_RXDE	T_INTERVAL	USB3_COMPLI	ANCE_CTRL				
R/U	R/U R/W R/W		R/W	R	/W	R/V	V				

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

## Table 9-5. USB3.2 Control/Status Registers (0x22)

Bit	Field	Туре	Reset	Description
7	CM_ACTIVE	R/U	0	0: Device not in USB 3.2 compliance mode. (Default) 1: Device in USB 3.2 compliance mode
6	LFPS_EQ	R/W	0	Controls whether settings of EQ based on EQ1_SEL, EQ2_SEL and SSEQ_SEL applies to received LFPS signal.  0: EQ set to zero when receiving LFPS (default)  1: EQ set to EQ1_SEL, EQ2_SEL, and SSEQ_SEL when receiving LFPS.
5	U2U3_LFPS_DEBOUNCE	R/W	0	0: No debounce of LFPS before U2/U3 exit. (Default) 1: 200µs debounce of LFPS before U2/U3 exit.
4	DISABLE_U2U3_RXDET	R/W	0	0: Rx.Detect in U2/U3 enabled. (Default) 1: Rx.Detect in U2/U3 disabled.
3:2	DFP_RXDET_INTERVAL	R/W	00	This field controls the Rx.Detect interval for the Downstream facing port (TX1P/N and TX2P/N). 00: 8ms 01: 12ms (default) 10: Reserved 11: Reserved



# Table 9-5. USB3.2 Control/Status Registers (0x22) (continued)

Bit	Field	Туре	Reset	Description
1:0	USB3_COMPLIANCE_CTRL	R/W		00: FSM determined compliance mode. (Default) 01: Compliance Mode enabled in DFP direction (SSTX -> TX1/TX2) 10: Compliance Mode enabled in UFP direction (RX1/RX2 -> SSRX) 11: Compliance Mode Disabled.

Copyright © 2024 Texas Instruments Incorporated



# 10 Device and Documentation Support

# 10.1 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on Notifications to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

# **10.2 Support Resources**

TI E2E™ support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

#### 10.3 Trademarks

TI E2E<sup>™</sup> is a trademark of Texas Instruments.

USB Type-C® and USB-C® are registered trademarks of USB Implementers Forum.

All trademarks are the property of their respective owners.

### 10.4 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

#### 10.5 Glossary

TI Glossary

This glossary lists and explains terms, acronyms, and definitions.

# 11 Revision History

DATE	REVISION	NOTES				
September 2024	*	Initial Release				

# 12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

www.ti.com 19-Oct-2024

#### PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TUSB1021RGFRQ1	ACTIVE	VQFN	RGF	40	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	TSB6421	Samples
TUSB1021RGFTQ1	ACTIVE	VQFN	RGF	40	250	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	TSB6421	Samples

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



# **PACKAGE OPTION ADDENDUM**

www.ti.com 19-Oct-2024

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 20-Oct-2024

## TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TUSB1021RGFRQ1	VQFN	RGF	40	3000	330.0	16.4	5.25	7.25	1.45	8.0	16.0	Q1
TUSB1021RGFTQ1	VQFN	RGF	40	250	180.0	16.4	5.25	7.25	1.45	8.0	16.0	Q1

www.ti.com 20-Oct-2024




#### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TUSB1021RGFRQ1	VQFN	RGF	40	3000	367.0	367.0	35.0
TUSB1021RGFTQ1	VQFN	RGF	40	250	210.0	185.0	35.0


5 x 7, 0.5 mm pitch

PLASTIC QUAD FLAT PACK- NO LEAD

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.



PLASTIC QUAD FLATPACK- NO LEAD




#### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for optimal thermal and mechanical performance.



PLASTIC QUAD FLATPACK- NO LEAD




NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- 5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



PLASTIC QUAD FLATPACK- NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025. Texas Instruments Incorporated