

TVS2210 22V Flat-Clamp Surge Protection Device

1 Features

- Protection against $\pm 1\text{kV}$, 42Ω IEC 61000-4-5 surge test for industrial signal lines
- Maximum clamping voltage of 28V at 25A of $8/20\mu\text{s}$ surge current
- Robust surge protection:
 - IEC 61000-4-5 ($8/20\mu\text{s}$): 25A
- Integrated IEC 61000-4-2 ESD protection
- Tiny $1.0\text{mm} \times 0.6\text{mm}$ footprint

2 Applications

- [Mobile Phones](#)
- [Tablets](#)
- [PC & Notebooks](#)
- [USB Type-C™ \$V_{\text{bus}}\$](#)

3 Description

The TVS2210 robustly shunts up to 25A of IEC 61000-4-5 fault current to protect systems from high power transients or lightning strikes. The device offers a solution to the common industrial signal line EMC requirement to survive up to $\pm 1\text{kV}$ IEC 61000-4-5 open circuit voltage coupled through a 42Ω impedance.


The TVS2210 uses a unique feedback mechanism for precise flat clamping during a fault, allowing system exposure below 30V. The tight voltage regulation allows designers to confidently select system components with a lower voltage tolerance, lowering system costs and complexity without sacrificing robustness.

In addition, the TVS2210 is available in a small, non-encapsulated $1.0\text{mm} \times 0.6\text{mm}$ footprint which is designed for space constrained applications. The extremely low device leakage and capacitance causes a minimal effect on the protected line.


Package Information

PART NUMBER	PACKAGE ⁽¹⁾	PACKAGE SIZE ⁽²⁾
TVS2210	(0402, 2), YMZ	$1.0\text{mm} \times 0.6\text{mm}$

- (1) For all available packages, see the orderable addendum at the end of the data sheet.
- (2) The package size (length \times width) is a nominal value and includes pins, where applicable.



Voltage Clamp Response to $8\mu\text{s}$ to $20\mu\text{s}$ Surge Event



Functional Block Diagram



Table of Contents

1 Features	1	6.1 Power Supply Recommendations.....	7
2 Applications	1	6.2 Layout.....	7
3 Description	1	7 Device and Documentation Support	8
4 Pin Configuration and Functions	3	7.1 Documentation Support.....	8
5 Specifications	4	7.2 Receiving Notification of Documentation Updates.....	8
5.1 Absolute Maximum Ratings.....	4	7.3 Support Resources.....	8
5.2 ESD Ratings - JEDEC.....	4	7.4 Trademarks.....	8
5.3 ESD Ratings - IEC.....	4	7.5 Electrostatic Discharge Caution.....	8
5.4 Recommended Operating Conditions.....	4	7.6 Glossary.....	8
5.5 Thermal Information	4	8 Revision History	8
5.6 Electrical Characteristics.....	5	9 Mechanical, Packaging, and Orderable Information	8
5.7 Typical Characteristics.....	6	9.1 Mechanical Data.....	9
6 Application and Implementation	7		

4 Pin Configuration and Functions




Figure 4-1. YMZ Package, 2-Pin 0402 (Bottom View)

Pin Functions

PIN		TYPE	DESCRIPTION
NAME	NO.		
IN	1	IO	ESD and surge protected channel
GND	2	GND	Ground

5 Specifications

5.1 Absolute Maximum Ratings

$T_A = 27^\circ\text{C}$ (unless otherwise noted)⁽¹⁾

		MIN	MAX	UNIT
Maximum Surge	IEC 61000-4-5 Current (8/20 μs)		25	A
	IEC 61000-4-5 Power (8/20 μs)		700	W
T_A	Ambient Operating Temperature	-40	125	$^\circ\text{C}$
T_{stg}	Storage Temperature	-65	150	$^\circ\text{C}$

- (1) Stresses beyond those listed under *Absolute Maximum Rating* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Condition*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

5.2 ESD Ratings - JEDEC

			VALUE	UNIT
$V_{\text{(ESD)}}$	Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins ⁽¹⁾	± 2000	V
		Charged device model (CDM), per JEDEC specification JESD22-C101, all pins ⁽²⁾	± 500	

- (1) JEDEC document JEP155 states that 500V HBM allows safe manufacturing with a standard ESD control process.
 (2) JEDEC document JEP157 states that 250V CDM allows safe manufacturing with a standard ESD control process.

5.3 ESD Ratings - IEC

			VALUE	UNIT
$V_{\text{(ESD)}}$	Electrostatic discharge	IEC 61000-4-2 contact discharge	± 8	kV

5.4 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

PARAMETER	MIN	NOM	MAX	UNIT
V_{RWM}			22	V

5.5 Thermal Information

THERMAL METRIC ⁽¹⁾		TVS2210	UNIT
		YMZ (0402)	
		2 PINS	
$R_{\theta\text{JA}}$	Junction-to-ambient thermal resistance	242.6	$^\circ\text{C/W}$
$R_{\theta\text{JC(top)}}$	Junction-to-case (top) thermal resistance	1.9	$^\circ\text{C/W}$
$R_{\theta\text{JB}}$	Junction-to-board thermal resistance	63.7	$^\circ\text{C/W}$
Ψ_{JT}	Junction-to-top characterization parameter	1.2	$^\circ\text{C/W}$
Ψ_{JB}	Junction-to-board characterization parameter	63.6	$^\circ\text{C/W}$
$R_{\theta\text{JC(bot)}}$	Junction-to-case (bottom) thermal resistance	N/A	$^\circ\text{C/W}$

- (1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics](#) application note.

5.6 Electrical Characteristics

over operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
V_{RWM}	Reverse Stand-off Voltage				22	V
I_{LEAK}	Leakage Current	Measured at $V_{IN} = V_{RWM}$ $T_A = 25^{\circ}\text{C}$		6	70	nA
		Measured at $V_{IN} = V_{RWM}$ $T_A = 85^{\circ}\text{C}$		25	500	nA
V_{BR}	Break-down Voltage	$I_{IN} = 1\text{mA}$ from IO to GND	24.6	25.9	27.6	V
V_F	Forward Voltage	$I_{IN} = 1\text{mA}$ from GND to IO	0.25	0.5	0.65	V
V_{CLAMP}	Clamp Voltage	1A IEC 61000-4-5 Surge (8/20 μs) from IO to GND, $V_{IN} = 0\text{V}$ before surge, 25°C		27.2	27.7	V
V_{CLAMP}	Clamp Voltage	25A IEC 61000-4-5 Surge (8/20 μs) from IO to GND, $V_{IN} = 0\text{V}$ before surge, 25°C		27.6	28	V
R_{DYN}	8/20 μs surge dynamic resistance	Calculated from V_{CLAMP} at $.5 \cdot I_{pp}$ and I_{pp} surge current levels, 25°C		30		m Ω
C_{IN}	Input pin capacitance	$V_{IN} = V_{RWM}$, $f = 1\text{MHz}$, IO to GND		59		pF

5.7 Typical Characteristics




Figure 5-1. IV Across Temperature




Figure 5-2. Surge Response at 25A




Figure 5-3. Maximum Surge Current (8/20μs) vs Temperature




Figure 5-4. Maximum Leakage vs Signal Slew Rate Across Temperature

6 Application and Implementation

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

6.1 Power Supply Recommendations

The TVS2210 is a clamping device so there is no need to power it. To ensure the device functions properly, do not violate the recommended V_{IN} voltage range (0V to 22V).

6.2 Layout

6.2.1 Layout Guidelines

The optimum placement is close to the connector. EMI during an ESD event can couple from the trace being struck to other nearby unprotected traces, resulting in early system failures. The PCB designer must minimize the possibility of EMI coupling by keeping any unprotected traces away from the protected traces which are between the TVS and the connector.

Route the protected traces straight. Eliminate any sharp corners on the protected traces between the TVS2210 and the connector by using rounded corners with the largest radii possible. Electric fields tend to build up on corners, increasing EMI coupling.

6.2.2 Layout Example




Figure 6-1. TVS2210 Layout

7 Device and Documentation Support

7.1 Documentation Support

7.1.1 Related Documentation

For related documentation, see the following:

- Texas Instruments, [Flat-Clamp surge protection technology for efficient system protection](#)
- Texas Instruments, [TI's IEC 61000-4-x Testing Application Note](#).
- Texas Instruments, [TVS3300 Configurations Characterization](#)

7.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Notifications* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

7.3 Support Resources

[TI E2E™ support forums](#) are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use](#).

7.4 Trademarks

Type-C™ is a trademark of USB Implementers Forum, Inc..

TI E2E™ is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

7.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

7.6 Glossary

[TI Glossary](#) This glossary lists and explains terms, acronyms, and definitions.

8 Revision History


NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

DATE	REVISION	NOTES
December 2025	*	Initial Release

9 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

9.1 Mechanical Data



NOTES:

PicoStar is a trademark of Texas Instruments.


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This package is a Pb-free bump design. Bump finish may vary. To determine the exact finish, refer to the device datasheet or contact a local TI representative.

EXAMPLE BOARD LAYOUT

YNZ0002A

PicoStar™ - 0.2 mm max height

PicoStar™



NOTES: (continued)


4. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/sluea271).

EXAMPLE STENCIL DESIGN

YNZ0002A

PicoStar™ - 0.2 mm max height

PicoStar™



NOTES: (continued)

5. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

PACKAGING INFORMATION

Orderable part number	Status (1)	Material type (2)	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
TVS2210YMZR	Active	Production	DSLGA (YMZ) 2	3000 LARGE T&R	Yes	Call TI	Level-1-260C-UNLIM	-40 to 125	TN

(1) **Status:** For more details on status, see our [product life cycle](#).

(2) **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

(3) **RoHS values:** Yes, No, RoHS Exempt. See the [TI RoHS Statement](#) for additional information and value definition.

(4) **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

(5) **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

(6) **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you fully indemnify TI and its representatives against any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](#), [TI's General Quality Guidelines](#), or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products. Unless TI explicitly designates a product as custom or customer-specified, TI products are standard, catalog, general purpose devices.

TI objects to and rejects any additional or different terms you may propose.

Copyright © 2026, Texas Instruments Incorporated

Last updated 10/2025