

## UCC27614-Q1 30V, 10A Single Channel Low-Side Gate Driver with -10V Input Capability for Automotive Applications

### 1 Features

- Qualified for Automotive Applications
- AEC-Q100 Qualified
  - Device Temperature Grade 1
- Typical 10A sink 10A source output currents
- Input and enable pins capable of withstanding up to -10V
- Absolute maximum VDD voltage: 30V
- Wide VDD operating range from 4.5V to 26V with
- Available in 2mm x 2mm SON8 package
- Typical 17.5ns propagation delay
- EN (enable) pin in SOIC8 and VSSOP8 package
- IN- pin can be used for enable and disable functionality in SON8 package
- VDD independent input thresholds (TTL compatible)
- Can be used as inverting or noninverting driver
- Operating junction temperature range of -40°C to

## 2 Applications

- Telecom switch mode power supplies
- Power factor correction (PFC) circuits
- Solar power supplies
- Motor drives
- High frequency line drivers
- Pulse transformer drivers
- High power buffers

## 3 Description

The UCC27614-Q1 is a single channel, high-speed, low-side gate driver capable of effectively driving MOSFET, IGBT, SiC, and GaN power switches. The UCC27614-Q1 has a typical peak drive strength of 10A, which reduces the rise and fall times of the power switches, lowering switching losses and increasing efficiency. The small propagation delay of the UCC27614-Q1 yields better power stage efficiency by improving dead-time optimization, pulse width utilization, control loop response, and transient performance of the system.

The UCC27614-Q1 can handle -10V on its inputs, which improves robustness in systems with moderate ground bouncing. The inputs are independent of supply voltage and can be connected to most controller outputs for maximum control flexibility. An independent enable signal allows the power stage to


be controlled independent of the main control logic. The gate driver can quickly shut off the power stage if there is a fault in the system (which requires the power train to be turned off). The enable function also improves system robustness. Many high-frequency switching power supplies exhibit high frequency noise at the gate of the power device, which can get injected into the output pin of the gate driver and can cause the driver to malfunction. The UCC27614-Q1 performs well in such conditions due to its transient reverse current and reverse voltage capability.

The strong internal pulldown MOSFET holds the output low if the VDD voltage is below the specified UVLO threshold. This active pulldown feature further improves system robustness. The 10A drive current of the UCC27614-Q1 in the 2mm × 2mm package improves system power density. This small package also enables optimum gate driver placement and improved layout.

### Package Information

PART NUMBER	PACKAGE <sup>(1)</sup>	PACKAGE SIZE <sup>(2)</sup>	BODY SIZE (NOM)			
UCC27614-Q1	DSG (SON 8)	2.0mm × 2.0mm	2.0mm x 2.0mm			
UCC27614-Q1	D (SOIC 8)	4.9mm × 6mm	4.9mm × 3.9mm			
UCC27614-Q1	DGN (VSSOP 8)	3.0mm × 4.9mm	3.0mm x 3.0mm			

- For all available packages, see Section 12.
- The package size (length × width) is a nominal value and includes pins, where applicable.



**Simplified Application Diagram** 



## **Table of Contents**

1 Features	1	7 Applications and Implementation	17
2 Applications		7.1 Application Information	
3 Description		7.2 Typical Application	
4 Pin Configuration and Functions		8 Power Supply Recommendations	
5 Specifications		9 Layout	
5.1 Absolute Maximum Ratings		9.1 Layout Guidelines	
5.2 ESD Ratings		9.2 Layout Example	
5.3 Recommended Operating Conditions		9.3 Thermal Consideration	
5.4 Thermal Information	4	10 Device and Documentation Support	<mark>2</mark> 7
5.5 Electrical Characteristics	<mark>5</mark>	10.1 Third-Party Products Disclaimer	27
5.6 Switching Characteristics	6	10.2 Receiving Notification of Documentation Up	dates27
5.7 Timing Diagrams	6	10.3 Support Resources	27
5.8 Typical Characteristics		10.4 Trademarks	
6 Detailed Description		10.5 Electrostatic Discharge Caution	<mark>2</mark> 7
6.1 Overview	11	10.6 Glossary	<mark>2</mark> 7
6.2 Functional Block Diagram	12	11 Revision History	27
6.3 Feature Description	13	12 Mechanical, Packaging, and Orderable	
6.4 Device Functional Modes		Information	28



## **4 Pin Configuration and Functions**




Figure 4-1. DSG Package 8-Pin SON Top View




Figure 4-2. D Package 8-Pin SOIC Top View




Figure 4-3. DGN Package 8-Pin VSSOP Top View

**Table 4-1. Pin Functions** 

	PIN		TYPE <sup>(1)</sup>	DESCRIPTION
NAME	DSG NO.	D DGN NO.	ITPE(*)	DESCRIPTION
GND	2,3	4,5	G	Device ground or reference
EN	_	3	I	Enable or disable control pin. If not used, connect to VDD.
IN	_	2	I	Non-inverting PWM input
IN+	1	_	1	Non-inverting PWM input. If not used, connect to VDD.
IN-	8	_	I	Inverting PWM input. If not used, connect to GND.
OUT	4,5	6,7	0	Output of the driver
VDD	6,7	1,8	Р	Driver bias supply. Connect the positive node of the voltage source to this pin through an impedance for high common mode noise rejection. Bypass this pin with two ceramic capacitors, generally >=1 µF and 0.1 µF, which are referenced to GND pin of this device.
	Thermal Pad	Thermal Pad <sup>(2)</sup>	_	Connect to GND through large copper plane. This pad is not a low-impedance path to GND.

- (1) I/O = Digital input/output, IA = Analog input, AO= Analog output, P = Power connection
- (2) Applies to DGN package.



## **5 Specifications**

## 5.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1) (2) (3)

			MIN	MAX	UNIT
Supply voltage	VDD		-0.3	30	V
Output Voltage (DC)	VOUT		-0.3	VDD +0.3	V
Output Voltage (200-ns Pulse)	VOUT		-2	VDD +3	V
Input Voltage IN, EN, IN+, IN-			-10	30	V
Operating junction temperature, T <sub>J</sub>			<b>–40</b>	150	°C
Lead temperature	Soldering, 10 s			300	°C
Lead temperature	Reflow			260	C
Storage temperature, T <sub>stg</sub>		-65	150	°C	

- (1) Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute Maximum Ratings do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.
- (2) All voltages are with respect to GND unless otherwise noted. Currents are positive into, negative out of the specified terminal. See Section 5.4 of the data sheet for thermal limitations and considerations of packages.
- (3) These devices are sensitive to electrostatic discharge; follow proper device handling procedures.

## 5.2 ESD Ratings

			VALUE	UNIT
V Flacture static dischause	Human-body model (HBM), per AEC Q100-002 <sup>(1)</sup>	±2000	V	
V <sub>(ESD)</sub>	Electrostatic discharge	Charged-device model (CDM), per AEC Q100-011	±1000	V

(1) AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

## **5.3 Recommended Operating Conditions**

over operating free-air temperature range. All voltages are with reference to GND (unless otherwise noted)

	MIN	NOM	MAX	UNIT
Supply voltage, VDD	4.5	12	26	V
Input voltage, IN, IN+, IN-, EN	-10		26	V
Output Voltage, OUT	0		VDD	V
Operating junction temperature, T <sub>J</sub>	-40		150	°C

### **5.4 Thermal Information**

			UCC27614		
	THERMAL METRIC <sup>(1)</sup>	DSG (SON)	DGN (VSSOP)	D (SOIC)	UNIT
		8 PINS	8 PINS	8 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	67.9	48.9	126.4	
R <sub>0JC(top)</sub>	Junction-to-case (top) thermal resistance	81.1	71.8	67.0	
R <sub>θJB</sub>	Junction-to-board thermal resistance	33.4	22.3	69.9	8004
ΨЈТ	Junction-to-top characterization parameter	2.4	2.6	19.2	°C/W
ΨЈВ	Junction-to-board characterization parameter	33.4	22.3	69.1	
R <sub>0JC(bot)</sub>	Junction-to-case (bottom) thermal resistance	12.2	4.5	n/a	

 For more information about traditional and new thermal metrics, see Semiconductor and IC Package Thermal Metrics Application Report (SPRA953).

Product Folder Links: UCC27614-Q1



## **5.5 Electrical Characteristics**

Unless otherwise noted, VDD = 12 V,  $T_A = T_J = -40^{\circ}\text{C}$  to 150°C, 1- $\mu\text{F}$  capacitor from VDD to GND, No load on the output. Typical condition specifications are at 25°C.

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
BIAS CU	RRENTS	,				
$I_{VDDq}$	VDD quiescent supply current	$V_{IN+}/V_{IN} = 3.3 \text{ V}, V_{IN-} = 0 \text{ V}, \text{EN=VDD}, \text{VDD} = 3.4 \text{ V}$		305	500	μA
I <sub>VDD</sub>	VDD static supply current	$V_{IN+}/V_{IN} = 3.3 \text{ V}, V_{IN-} = 0 \text{ V}, \text{EN} = \text{VDD}$		0.64	0.92	mA
I <sub>VDD</sub>	VDD static supply current	$V_{IN+}/V_{IN} = 0 \text{ V}, V_{IN-} = 0 \text{ V}, \text{EN} = \text{VDD}$		0.71	1.0	mA
I <sub>VDDO</sub>	VDD dynamic operating current	$f_{SW}$ = 1000 kHz, EN = VDD, $V_{IN+}/V_{IN}$ = 0 V to 3.3 V PWM, $V_{IN-}$ = 0 V			4.0	mA
I <sub>DIS</sub>	VDD disable current	$V_{IN+}/V_{IN} = 0 \text{ V}, V_{IN-} = 3.3 \text{ V}, \text{EN} = 0 \text{ V}$		0.75	1.0	mA
UNDERV	OLTAGE LOCKOUT (UVLO)	,				
$V_{VDD\_ON}$	VDD UVLO rising threshold		3.8	4.1	4.4	V
$V_{VDD\_OFF}$	VDD UVLO falling threshold		3.5	3.8	4.1	V
V <sub>VDD_HY</sub>	VDD UVLO hysteresis			0.3		V
INPUT (IN	N, IN+)				I	
V <sub>IN_H</sub>	Input signal high threshold, output high	Output high, IN- = LOW, EN=HIGH	1.8	2	2.3	V
V <sub>IN_L</sub>	Input signal low threshold, output low	Output low, IN- = LOW, EN=HIGH	0.8	1	1.2	V
V <sub>IN_HYS</sub>	Input signal hysteresis			1		V
R <sub>IN</sub>	INx pin Pulldown resistance	IN+/IN = 3.3 V		120		kΩ
INPUT (IN	N-)					
V <sub>INH</sub>	Input signal high threshold, output low	Output low, IN+ = HIGH, EN = high	1.8	2	2.3	V
V <sub>INL</sub>	Input signal low threshold, output high	Output high, IN+ = HIGH, EN = high	0.8	1	1.2	V
V <sub>INHYS</sub>	Input signal hysteresis			1		V
R <sub>IN-</sub>	IN- pin pullup resistance	IN- = 0 V		200		kΩ
ENABLE	(EN)					
V <sub>EN_H</sub>	Enable signal high threshold	Output high, IN+/IN = high, IN- =0 V	1.8	2	2.3	V
V <sub>EN_L</sub>	Enable signal low threshold	Output low, IN+/IN = high, IN- = 0 V	0.8	1	1.2	V
V <sub>EN_HYS</sub>	Enable signal hysteresis			1		V
R <sub>EN</sub>	EN pin pullup resistance	EN = 0 V		200		kΩ
OUTPUT	(OUT)					
I <sub>SRC</sub> (1)	Peak output source current	VDD = 12 V, C <sub>VDD</sub> = 10 μF, C <sub>L</sub> = 0.1 μF, f = 1 kHz		10		Α
I <sub>SNK</sub> (1)	Peak output sink current	VDD = 12 V, C <sub>VDD</sub> = 10 μF, C <sub>L</sub> = 0.1 μF, f = 1 kHz		-10		Α
R <sub>OH</sub> <sup>(2)</sup>	OUTH, pullup resistance	I <sub>OUT</sub> = -50 mA See: Section 6.3.4		2.5	4.5	Ω
R <sub>OL</sub>	OUTL, pulldown resistance	I <sub>OUT</sub> = 50 mA		0.34	0.55	Ω

<sup>(1)</sup> Parameter not tested in production.

<sup>(2)</sup> Output pullup resistance here is a DC measurement that measures resistance of PMOS structure only, not N-channel structure.



## **5.6 Switching Characteristics**

Unless otherwise noted, VDD =  $V_{EN}$  = 12 V, IN- = GND,  $T_A$  =  $T_J$  = -40°C to 150°C, 1- $\mu$ F capacitor from VDD to GND, No load on the output. Typical condition specifications are at 25°C (1)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t <sub>R</sub>	Rise time	C <sub>LOAD</sub> = 1.8 nF, 20% to 80%, V <sub>IN</sub> = 0 V to 3.3 V		4.5	6	ns
t <sub>F</sub>	Fall time	C <sub>LOAD</sub> = 1.8 nF, 90% to 10%, V <sub>IN</sub> = 0 V to 3.3 V		4	5.5	ns
t <sub>D1</sub>	Turnon propagation delay	$C_{LOAD}$ = 1.8 nF, $V_{IN\_H}$ of the input rise to 10% of output rise, $V_{IN}$ = 0 V to 3.3 V, Fsw=500 kHz, 50% duty cycle, $T_J$ = 125°C		17.5	27	ns
t <sub>D2</sub>	Turn-off propagation delay	$C_{LOAD}$ = 1.8 nF, $V_{IN\_L}$ of the input fall to 90% of output fall, $V_{IN}$ = 0 V to 3.3 V, Fsw=500 kHz, 50% duty cycle, $T_J$ = 125°C		17.5	27	ns
t <sub>PD_EN</sub>	Enable propagation delay	$C_{LOAD}$ = 1.8 nF, $V_{EN\_H}$ of the enable rise to 10% of output rise, $V_{IN}$ = 0 V to 3.3 V, Fsw=500 kHz, 50% duty cycle, $T_J$ = 125°C		17.5	27	ns
t <sub>PD_DIS</sub>	Disable propagation delay	$C_{LOAD}$ = 1.8 nF, $V_{EN\_L}$ of the enable fall to 90% of output fall, $V_{IN}$ = 0 V to 3.3 V, Fsw = 500 kHz, 50% duty cycle, $T_J$ = 125°C		17.5	27	ns
t <sub>VDD+_OUT</sub>	VDD UVLO ON delay	VDD = 0 V to 4.5 V in 100 ns. Measured delay from VDD = 4.5 V to 10% of OUT		3.2	6	μs
t <sub>VDDOUT</sub>	VDD UVLO OFF delay	VDD = 4.5 V to 3.4 V in 100 ns. Measured delay from VDD = 3.4 V to 90% of OUT			7.5	us
t <sub>PWmin</sub>	Minimum input pulse width that passes to the output	C <sub>LOAD</sub> = 1.8 nF, V <sub>IN</sub> = 0 V to 3.3 V, Fsw = 500 kHz, Vo > 1.5 V		9	15	ns

<sup>(1)</sup> Switching parameters are not tested in production.

## **5.7 Timing Diagrams**




Figure 5-1. Single Input Version, IN = PWM

Submit Document Feedback

Copyright © 2024 Texas Instruments Incorporated






Figure 5-2. Dual Input Version, IN+ = PWM, IN- = GND





Figure 5-3. Dual Input Version, IN- = PWM, IN+ = High (or VDD)



## **5.8 Typical Characteristics**


Unless otherwise specified, VDD = 12 V, IN+ = 3.3 V, IN- = GND,  $T_J$  = 25 °C, No load





## **5.8 Typical Characteristics (continued)**

Unless otherwise specified, VDD = 12 V, IN+ = 3.3 V, IN- = GND,  $T_J$  = 25 °C, No load





## 5.8 Typical Characteristics (continued)

Unless otherwise specified, VDD = 12 V, IN+ = 3.3 V, IN- = GND,  $T_J$  = 25 °C, No load




Figure 5-16. Input Threshold Hysteresis vs Temperature




Figure 5-17. Output Pullup Resistance vs VDD




Figure 5-18. Output Pullup Resistance vs Temperature




Figure 5-19. Output Pulldown Resistance vs VDD




Figure 5-20. Output Pulldown Resistance vs Temperature





Figure 5-21. UVLO Threshold vs Temperature

Submit Document Feedback

Copyright © 2024 Texas Instruments Incorporated

## 5.8 Typical Characteristics (continued)

Unless otherwise specified, VDD = 12 V, IN+ = 3.3 V, IN- = GND,  $T_J$  = 25 °C, No load



## 6 Detailed Description

## 6.1 Overview

The UCC27614-Q1 device is a single-channel, high-speed, gate drivers capable of effectively driving MOSFET, SiC MOSFET, and IGBT power switches with 10-A source and 10-A sink (symmetrical drive) peak current. A strong source and sink capability boost immunity against a parasitic Miller turnon effect. The UCC27614-Q1 device can be directly connected to the gate driver transformer or line driver transformer as the inputs of the UCC27614-Q1 can handle –10V. The driver has a good transient handling capability on its output due to reverse currents, as well as rail-to-rail drive capability and small propagation delay, typically 17.5 ns.

The input threshold of the UCC27614-Q1 is compatible to TTL low-voltage logic, which is fixed and independent of VDD supply voltage. The driver can also work with CMOS based controllers as long as the threshold requirement is met. The 1-V typical hysteresis offers excellent noise immunity.

The driver has an EN pin with fixed TTL compatible threshold. EN is internally pulled up; pulling EN low disables the driver, while leaving EN open provides normal operation. The EN pin can be used as an additional input with the same performance as the IN, IN+, and IN- pins.

Table 6-1. UCC27614-Q1 Features and Benefits

FEATURE	BENEFIT
–10 V IN and EN capability	Enhanced signal reliability and device robustness in noisy environments that experience ground bounce on the gate driver.
High source and sink current capability, 10 A	High current capability helps drive large gate charge loads to minimize switching losses.
Low 17.5 ns (typ) propagation delay.	Extremely low pulse transmission distortion
Wide VDD operating range of 4.5 V to 26 V	Flexibility in system design
VDD UVLO protection	Outputs are held Low in UVLO condition, which ensures predictable, glitch-free operation at power up and power down.
	UVLO of 4 V (typical) allows use in high switching frequency applications at low bias voltage to reduce switching losses.
Outputs held low when input pin (INx) in floating condition	Safety feature, especially useful in passing abnormal condition tests during safety certification
EN can float	Safe operation when the output of the controller, ties to the EN pin in tristate
Strong sink current (10 A) and low pulldown impedance (0.34 $\Omega$ )	High immunity to high dV/dt Miller turnon events



## Table 6-1. UCC27614-Q1 Features and Benefits (continued)

FEATURE	BENEFIT
TTL compatible input threshold logic with wide	Enhanced noise immunity, while retaining compatibility with microcontroller logic level input
hysteresis	signals (3.3 V, 5 V) optimized for digital power

## **6.2 Functional Block Diagram**





Figure 6-1. DSG

Submit Document Feedback

Copyright © 2024 Texas Instruments Incorporated






Typical - EN/IN- pullup resistance is 200 k $\Omega$  and IN/IN+ pulldown resistance is 120 k $\Omega$ .

Figure 6-2. D and DGN

## **6.3 Feature Description**

### 6.3.1 VDD Undervoltage Lockout

The UCC27614-Q1 device offers an undervoltage lockout threshold of 4 V. The device's hysteresis range helps to avoid any chattering due to the presence of noise on the bias supply. 0.3 V of typical UVLO hysteresis is expected for 4-V UVLO devices. There is no significant driver output turnon delay due to the UVLO feature, and 5 µs of UVLO delay is expected. The UVLO turn-off delay is also minimized as much as possible. The UVLO delay is designed to minimize chattering that may occur due to very fast transients that may appear on VDD. When the bias supply is below UVLO thresholds, the outputs are held actively low irrespective of the state of input pins and enable pin. The device accepts a wide range of slew rates on its VDD pin, and VDD noise within the hysteresis range does not affect the output state of the driver (neither ON nor OFF).



### 6.3.2 Input Stage

The inputs of the UCC27614-Q1 device are compatible with TTL based threshold logic and the inputs are independent of the VDD supply voltage. With typical high threshold of 2 V and typical low threshold of 1 V, the logic level thresholds can be conveniently driven with PWM control signals derived from 3.3-V or 5-V logic. Wider hysteresis (typically 1 V) offers enhanced noise immunity compared to traditional TTL logic implementations, where the hysteresis is typically less than 0.5 V. This device also features tight control of the input pin threshold voltage levels which eases system design considerations and ensures stable operation across temperature. The very low input capacitance, typically less than 8 pF, on these pins reduces loading and increases switching speed.

The device features an important protection function wherein, whenever the input pin is in a floating condition, the output is held in the low state. This is achieved with internal pullup or pulldown resistors on the input pins as shown in the simplified functional block diagrams. In some applications, due to difference in bias supply sequencing, different devices power-up at different times. This may cause output of the controller to be in tri-state. This output of the controller gets connected to the input of the driver device. If the driver device does not have a pulldown resistor then the output of the driver may go high erroneously and damage the switching power device.

The input stage of the driver should preferably be driven by a signal with a short rise or fall time. Caution must be exercised whenever the driver is used with slowly varying input signals, especially in situations where the device is located in a separate daughter board or PCB layout has long input connection traces:

- High dl/dt current from the driver output coupled with board layout parasitics can cause ground bounce.
  Because the device features just one GND pin which may be referenced to the power ground, this may
  interfere with the differential voltage between Input pins and GND and trigger an unintended change of output
  state. Because of fast 17.5-ns propagation delay, this can ultimately result in high-frequency oscillations,
  which increases power dissipation and poses risk of damage.
- 1-V Input threshold hysteresis boosts noise immunity compared to most other industry standard drivers.

An external resistance is highly recommended between the output of the driver and the power device instead of adding delays on the input signal. This also limits the rise or fall times to the power device which reduces the EMI. The external resistor has the additional benefit of reducing part of the gate charge related power dissipation in the gate driver device package and transferring it into the external resistor itself.

Finally, because of the unique input structure that allows negative voltage capability on the Input and Enable pins, caution must be used in the following applications:

- Input or Enable pins are switched to amplitude > 15 V.
- Input or Enable pins are switched at dV/dt > 2 V/ns.

If both of these conditions occur, add a series  $150-\Omega$  resistor for the pin(s) being switched to limit the current through the input structure.

#### 6.3.3 Enable Function

The Enable (EN) pin of the UCC27614-Q1 device also has TTL compatible input thresholds with wide hysteresis. The typical turnon threshold is 2 V and the typical turn-off threshold is 1 V with typical hysteresis of 1 V. The Enable (EN) pin of the UCC27614-Q1 has an internal pullup resistor to an internal reference voltage. Thus, leaving the Enable pin floating turns on the driver and allows it to send output signals properly. If desired, the Enable can also be driven by low-voltage logic to enable and disable the driver. There is minimum delay from the enable block to the output for fast system response time. Similar to the input pins, the enable pin can also handle significant negative voltage and therefore provides system robustness. The enable pin can withstand wide range of slew rate such as 1 V/ns to 1 V/ms. The enable signal is independent of VDD voltage and stable across the full operating temperature range.

### 6.3.4 Output Stage

The output stage of the UCC27614-Q1 device is illustrated in UCC27614-Q1 Gate Driver Output section. . The UCC27614-Q1 device features a unique architecture on the output stage which delivers the highest peak source current when it is most needed during the Miller plateau region of the power switch turnon transition (when the power switch drain/collector voltage experiences dV/dt). The device output stage features a hybrid pullup structure using a parallel arrangement of N-Channel and P-Channel MOSFET devices. By turning on the N-Channel MOSFET during a narrow instant when the output changes state from low to high, the gate driver device is able to deliver a brief boost in the peak sourcing current enabling fast turnon. The on-resistance of this N-channel MOSFET ( $R_{\rm NMOS}$ ) is approximately 0.52  $\Omega$  when activated.




Figure 6-4. UCC27614-Q1 Gate Driver Output Stage

The  $R_{OH}$  parameter (see Electrical Table) is a DC measurement and it is representative of the on-resistance of the P-Channel device only, because the N-Channel device is turned on only during output change of state from low to high. Thus, the effective resistance of the hybrid pullup stage is much lower than what is represented by  $R_{OH}$  parameter. The pulldown structure is composed of a N-channel MOSFET only. The  $R_{OL}$  is also a DC measurement, and it is representative of true impedance of the pulldown stage in the device.

The UCC27614-Q1 can deliver 10-A source, and up to 10-A sink at VDD = 12 V. Strong sink capability results in a very low pulldown impedance in the driver output stage which boosts immunity against the parasitic Miller turnon (high slew rate dV/dt turnon) effect that is seen in both IGBT and FET power switches.

Copyright © 2024 Texas Instruments Incorporated

Submit Document Feedback

An example of a situation where Miller turnon is a concern is synchronous rectification (SR). In SR application, the dV/dt occurs on MOSFET drain when the MOSFET is already held in OFF state by the gate driver. The current charging the  $C_{GD}$  Miller capacitance during this high dV/dt is shunted by the pulldown stage of the driver. If the pulldown impedance is not low enough then a voltage spike can result in the  $V_{GS}$  of the MOSFET, which can result in spurious turnon. This phenomenon is illustrated in Figure 6-5.




Figure 6-5. Low Pull-Down Impedance in UCC27614-Q1 (Output Stage Mitigates Miller Turnon Effect)

The driver output voltage swings between VDD and GND providing rail-to-rail operation because of the low dropout of the output stage. In most applications, the external Schottky diode clamps may be eliminated because the presence of the MOSFET body diodes offers low impedance to switching overshoots and undershoots. The output stage of the UCC27614-Q1 devices can handle significant transient reverse current. The two OUT pins of the device should be shorted on the application board. The application may use resistor and parallel diode-resistor combination at the gate of the MOSFET or IGBT to program different rise (pullup current) time and fall (pulldown) time.

## 6.4 Device Functional Modes

The UCC27614-Q1 devices operate in normal mode and UVLO mode (see Section 6.3.1 for information on UVLO operation). In normal mode, the output state is dependent on the states of the device, and the input pins.

The UCC27614-Q1 DSG features dual input, one inverting (IN-), and one non-inverting (IN+). This device does not contain a dedicated enable (EN) pin as in the UCC27614-Q1 D and DGN.

The UCC27614-Q1 D and DGN feature a single, non-inverting input, but also contain enable and disable functionality through the EN pin. Setting the EN pin to logic HIGH enables the non-inverting input to output on the IN pin. The two OUT pins are internally shorted and shall be shorted on the application board as well.

IN+	IN-	OUT		
Н	L	Н		
Н	Н	L		
L	Н	L		
L	L	L		
Float	Any	L		
Any	Float	L		

Table 6-2, UCC27614-Q1DSG Truth Table

Table 6-3. UCC27614-Q1D and DGN Truth Table

IN	EN	OUT							
Н	L	L							
Н	Н	Н							
L	Н	L							
L	L	L							
Float	Any	L							
Any	Float	IN							

## 7 Applications and Implementation

#### **Note**

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

### 7.1 Application Information

High-current gate driver devices are required in switching power applications for a variety of reasons. To enable fast switching of power devices and reduce associated switching power losses, a powerful gate driver can be employed between the PWM output of controllers or signal isolation devices and the gates of the power semiconductor devices. Further, gate drivers are indispensable when sometimes it is just not feasible to have the PWM controller directly drive the gates of the switching devices. The situation will be often encountered because the PWM signal from a digital controller or signal isolation device is often a 3.3-V or 5-V logic signal which is not capable of effectively turning on a power switch. A level-shifting circuitry is needed to boost the logic-level signal to the gate-drive voltage in order to fully turn on the power device and minimize conduction losses. Traditional buffer drive circuits based on NPN/PNP bipolar, (or P- N-channel MOSFET), transistors in totem-pole arrangement, being emitter follower configurations, prove inadequate for this because they lack level-shifting capability and low-drive voltage protection. Gate drivers effectively combine both the level-shifting, buffer drive and UVLO functions. Gate drivers also find other needs such as minimizing the effect of switching noise by locating the high-current driver physically close to the power switch, driving gate-drive transformers and controlling floating power device gates, reducing power dissipation and thermal stress in controllers by moving gate charge power losses into itself.

The UCC27614-Q1 is very flexible in this role with a strong drive current capability and wide recommended supply voltage range of 4.5 V to 26 V. This allows the driver to be used in 5-V bias logic level very high frequency MOSFET applications, 12-V MOSFET applications, 20-V and -5-V (relative to source) SiC FET applications, 15-V and -8-V (relative to Emitter) IGBT applications and many others. As a single-channel driver, the UCC27614-Q1 can be used as a low-side or high-side driver. To use as a low-side driver, the switch ground is usually the system ground so it can be connected directly to the gate driver. To use as a high-side driver with a floating return node however, signal isolation is needed from the controller as well as a bias supply that is referenced to the UCC27614-Q1 ground pin. Alternatively, in a high-side drive configuration the UCC27614-Q1 can be tied directly to the controller signal and biased with a nonisolated supply. However, in this configuration the output of the UCC27614-Q1 must drive a pulse transformer which then drives the power-switch to work properly with the floating source and emitter of the power switch.

These requirements, coupled with the need for low propagation delays and availability in compact, and low-inductance packages with good thermal capability, make gate driver devices such as the UCC27614-Q1 extremely important components in switching power combining benefits of high-performance, low cost, low component count, board space reduction and simplified system design.

## 7.2 Typical Application

## 7.2.1 Driving MOSFET/IGBT/SiC MOSFET




Figure 7-1. Driving a MOSFET/IGBT/SiC MOSFET in a Boost Converter

### 7.2.1.1 Design Requirements

When selecting the gate driver device for an end application, some design considerations must be evaluated in order to make the most appropriate selection. Following are some of the design parameters that should be used when selecting the gate driver device for an end application: input-to-output configuration, the input threshold type, bias supply voltage levels, peak source and sink currents, availability of independent enable and disable functions, propagation delay, power dissipation, and package type. See the example design parameters and requirements in Table 7-1.

**Table 7-1. Design Parameters** 

DESIGN PARAMETER	EXAMPLE VALUE
Input to output logic	Non-inverting
Input threshold type	TTL
Bias supply voltage levels	+18 V
Negative output low voltage	N/A
dV <sub>DS</sub> /dt <sup>(1)</sup>	100 V/ns
Enable function	Yes
Disable function	N/A
Propagation delay	<30 ns
Power dissipation	<1 W
Package type	SON8 or SOIC8

dV<sub>DS</sub>/dt is a typical requirement for a given design. This value can be used to find the peak source/sink currents needed as shown in Section 7.2.1.2.4.

### 7.2.1.2 Detailed Design Procedure

### 7.2.1.2.1 Input-to-Output Configuration

The design should specify which type of input-to-output configuration should be used. If turning on the power MOSFET or IGBT when the input signal is in high state is preferred, then a device capable of the non-inverting

Product Folder Links: UCC27614-Q1

configuration must be selected. If turning off the power MOSFET or IGBT when the input signal is in high state is preferred, then a device capable of the inverting configuration must be chosen. UCC27614-Q1DSG offers non-inverting output when IN+ pin is used as PWM input while IN- is grounded. When IN- pin is used as PWM input and IN+ is pulled high, the UCC27614-Q1DSG works as inverting output gate driver.

If ground-bouncing is a potential issue, a gate driver with negative voltage handling capability should be chosen. UCC27614-Q1 devices can handle -10-V at its input and -2-V on its output. The input of the UCC27614-Q1 devices can handle wide range of slew rate at its input and the inputs have wide hysteresis.

#### 7.2.1.2.2 Input Threshold Type

The type of Input voltage threshold determines the type of controller that can be used with the gate driver device. The UCC27614-Q1 devices feature a TTL compatible input threshold logic, with wide hysteresis. The threshold voltage levels are low voltage and independent of the VDD supply voltage, which allows compatibility with both logic-level input signals from microcontrollers as well as higher-voltage input signals from analog controllers. See the Electrical Characteristics table for the actual input threshold voltage levels and hysteresis specifications for the UCC27614-Q1 devices.

### 7.2.1.2.3 VDD Bias Supply Voltage

The bias supply voltage to be applied to the VDD pin of the device should not exceed the values listed in the Recommended Conditions table. However, different power switches demand different voltage levels to be applied at the gate terminals for effective turnon and turn-off. With certain power switches, a positive gate voltage may be required for turn-off, in which case the VDD bias supply equals the voltage differential. With an operating range from 4.5 V to 26 V, the UCC27614-Q1 devices can be used to drive a power switches such as logic level MOSFETs, power MOSFETS, SiC MOSFETs, and IGBTs.

#### 7.2.1.2.4 Peak Source and Sink Currents

Generally, the switching speed of the power switch during turnon and turn-off should be as fast as possible to minimize switching power losses. The gate driver device must be able to provide the required peak current for achieving the targeted switching speeds for the targeted power switching devices such as logic level MOSFETs, power MOSFETs, SiC MOSFETs, and IGBTs.

Using the example of a power MOSFET, the system requirement for the switching speed is typically described in terms of the slew rate of the drain-to-source voltage of the power MOSFET (such as  $dV_{DS}/dt$ ). For example, the system requirement might state that a 600-V power MOSFET must be turned on with a  $dV_{DS}/dt$  of 100 V/ns or higher under a DC bus voltage of 400 V in a continuous-conduction-mode (CCM) boost PFC-converter application. This type of application is an inductive hard-switching application and reducing switching power losses is critical. This requirement means that the entire drain-to-source voltage swing during power MOSFET turnon event (from 400 V in the OFF state to  $V_{DS(on)}$  in on state) must be completed in approximately 4 ns or less. When the drain-to-source voltage swing occurs, the Miller charge of the power MOSFET ( $Q_{GD}$  parameter of the 600-V power MOSFET, let us say, is 32 nC) is supplied by the peak current of gate driver. According to power MOSFET inductive switching mechanism, the gate-to-source voltage of the power MOSFET at this time is the Miller plateau voltage, which is typically a few volts higher than the threshold voltage of the power MOSFET,  $V_{GS(th)}$ .

To achieve the targeted  $dV_{DS}/dt$ , the gate driver must be capable of providing the  $Q_{GD}$  charge in 4 ns or less. In other words a peak current of 8 A (= 32 nC / 4 ns) or higher must be provided by the gate driver. The UCC27614-Q1 series of gate drivers can provide 10-A peak sourcing current, and 10-A peak sinking current which clearly exceeds the design requirement and has the capability to meet the switching speed needed. The significantly high drive capability provides an extra margin against part-to-part variations in the  $Q_{GD}$  parameter of the power MOSFET along with additional flexibility to insert external gate resistors and fine tune the switching speed for efficiency versus EMI optimizations. However, in practical designs the parasitic trace inductance in the gate drive circuit of the PCB will have a definitive role to play on the power MOSFET switching speed. The effect of this trace inductance is to limit the dl/dt of the output current pulse of the gate driver. To illustrate this, consider output current pulse waveform from the gate driver to be approximated to a triangular profile, where the area under the triangle ( $\frac{1}{2} \times I_{Peak} \times time$ ) would equal the total gate charge of the 600-V power MOSFET

Copyright © 2024 Texas Instruments Incorporated

Submit Document Feedback

 $(Q_G)$  parameter in the power MOSFET datasheet). If the parasitic trace inductance limits the dl/dt then a situation may occur in which the full peak current capability of the gate driver is not fully achieved in the time required to deliver the  $Q_G$  of the switching power MOSFET. In other words, the time parameter in the above equation would dominate and the  $I_{Peak}$  value of the current pulse would be much less than the true peak current capability of the driver, while the required  $Q_G$  is still delivered. Because of this, the desired switching speed may not be realized, even when theoretical calculations indicate the gate driver can achieve the targeted switching speed. Thus, placing the gate driver device very close to the power MOSFET and designing a very small gate drive-loop with minimal PCB trace inductance is important to realize fast switching.

#### 7.2.1.2.5 Enable and Disable Function

Certain applications demand independent control of the output state of the driver without involving the input PWM signal. A pin which offers an enable and disable function achieves this requirement. For these applications, the UCC27614-Q1 D and DGN are suitable as they feature an input pin (IN) and an Enable pin (EN). Both of these pins are independent of each other and are also independent of VDD.

Other applications require multiple inputs. For such applications the UCC27614-Q1 DSG is suitable. The UCC27614-Q1DSG features an IN+ and IN- pin, both of which control the state of the output as listed in the Device Functional Modes truth table. Based on whether an inverting or non-inverting input signal is provided to the driver, the appropriate input pin can be selected as the primary input for controlling the gate driver. The other unused input pin can be conveniently used for the enable and disable functionality if needed. If the design does not require an enable function, the unused input pin can be tied to either the VDD pin (IN+ is the unused pin), or GND (in case IN- is unused pin) in order to ensure it does not affect the output status.

#### 7.2.1.2.6 Propagation Delay and Minimum Input Pulse Width

The acceptable propagation delay from the gate driver is dependent on the switching frequency at which it is used and the acceptable level of pulse distortion to the system. The UCC27614-Q1 devices feature 17.5-ns (typical) propagation delays which ensures very little pulse distortion and allows operation at very high frequencies. Very high switching frequency applications also need the gate driver to satisfactorily produce the output pulse when the input pulse width is very small. The UCC27614-Q1 devices can typically handle less than 10 ns at its input and produce satisfactory output depending on the load. See Switching Characteristics table for the propagation and other timing specifications of the UCC27614-Q1 devices.

#### 7.2.1.2.7 Power Dissipation

Power dissipation of the gate driver has two portions as shown in equation below:

$$P_{DISS} = P_{DC} + P_{SW}$$
 (1)

The DC portion of the power dissipation is  $P_{DC} = I_Q \times VDD$  where  $I_Q$  is the quiescent current for the driver. The quiescent current is the current consumed by the device to bias all internal circuits such as input stage, reference voltage, logic circuits, protections, and so on, and any current associated with switching of internal devices when the driver output changes state (such as charging and discharging of internal parasitic capacitances, parasitic shoot-through). The UCC27614-Q1 features low quiescent currents (less than 1 mA) and contains internal logic to minimize any shoot-through (PMOS to NMOS and vice versa) in the output driver stage. Thus, the effect of the  $P_{DC}$  on the total power dissipation within the gate driver can be assumed to be negligible. In practice this is the power consumed by driver when its output is disconnected from the gate of power switch.

As explained in earlier sections, the output stage of the gate driver is based on PMOS and NMOS. These NMOS and PMOS are designed in such a way that they offer very low resistance during switching. And therefore they have very low drop-out. The power dissipated in the gate driver package during switching ( $P_{SW}$ ) depends on the following factors:

- Gate charge required of the power device (usually a function of the drive voltage V<sub>G</sub>, which is very close to input bias supply voltage VDD due to low V<sub>Ox</sub> drop-out)
- Switching frequency
- Power MOSFET internal and external gate resistor

When a driver device is tested with a discrete, capacitive load it is a fairly simple matter to calculate the power that is required from the bias supply. The energy that must be transferred from the bias supply to charge the capacitor is given by:

$$E_{G} = \frac{1}{2}C_{LOAD}V_{DD}^{2} \tag{2}$$

where

C<sub>LOAD</sub> is load capacitor and V<sub>DD</sub> is bias voltage feeding the driver.

There is an equal amount of energy dissipated when the capacitor is discharged. During turnoff the energy stored in capacitor is fully dissipated in drive circuit. This leads to a total power loss during switching cycle given by the following:

$$P_{G} = C_{LOAD} V_{DD}^{2} f_{sw}$$
 (3)

where

f<sub>SW</sub> is the switching frequency

The switching load presented by a power FET and IGBT can be converted to an equivalent capacitance by examining the gate charge required to switch the device. This gate charge includes the effects of the input capacitance plus the added charge needed to swing the drain voltage of the power device as it switches between the ON and OFF states. Most manufacturers provide specifications of typical and maximum gate charge, in nC, to switch the device under specified conditions. Using the gate charge  $Q_g$ , one can determine the power that must be dissipated when charging a capacitor. This is done by using the equivalence,  $Q_g = C_{LOAD}V_{DD}$ , to provide the following equation for power:

$$P_{G} = C_{LOAD} V_{DD}^{2} f_{sw} = Q_{g} V_{DD} f_{sw}$$

$$(4)$$

This power  $P_G$  is dissipated in the resistive elements of the circuit when the MOSFET and IGBT is being turned on or off. Half of the total power is dissipated when the load capacitor is charged during turnon, and the other half is dissipated when the load capacitor is discharged during turn-off. When no external gate resistor is employed between the driver device and MOSFET/IGBT, this power is completely dissipated inside the driver device. With the use of external gate drive resistors, the power dissipation is shared between the internal resistance of driver and external gate resistor in accordance to the ratio of the resistances (more power dissipated in the higher resistance component). Based on this simplified analysis, the driver power dissipation during switching is calculated as shown in following equation. This primarily applies to those applications where total external gate resistor is significantly large to limit the peak current of the gate driver.

$$P_{SW} = 0.5 \times Q_g \times V_{DD} \times f_{sw} \left( \frac{R_{OFF}}{\left( R_{OFF} + R_{GATE} \right)} + \frac{R_{ON}}{\left( R_{ON} + R_{GATE} \right)} \right)$$
 (5)

where

• R<sub>OFF</sub> = R<sub>OL</sub> and R<sub>ON</sub> (effective resistance of pullup structure)

#### 7.2.1.3 Application Curves

Many telecom and datacom isolated power modules employ synchronous rectification on the secondary side with center tap topology (as shown in UCC27614-Q1DSG Used to Drive Secondary Side Synchronous Rectifiers). The low-side driver UCC27614-Q1 can drive these synchronous rectifier MOSFETs as they are referenced to the output ground. These power modules are very power dense and the printed circuit board real estate is at a premium. These power modules may also have very high output current requirements and therefore either need very small Rds(on) MOSFETs or parallel multiple MOSFETs to achieve lower total Rds(on). In either case, the total get charge increases and therefore such applications need a gate driver with high drive current capability. UCC27614-Q1DSG fulfills all these requirements. The UCC27614-Q1DSG device is used in one such application of a 400-V to 12-V isolated DC-DC converter. Waveforms shown here are captured in this actual application power supply.





Figure 7-2. UCC27614-Q1DSG Used to Drive Secondary Side Synchronous Rectifiers



Submit Document Feedback

Copyright © 2024 Texas Instruments Incorporated

**Driver OUT** 




Figure 7-5. Synchronous Rectifier MOSFET  $V_{DS}$  Rising Edge Using UCC27614-Q1DSG




Figure 7-6. Synchronous Rectifier MOSFET VDS Falling Edge Using UCC27614-Q1DSG




Figure 7-7. Input and Output Voltage of Converter Using UCC27614-Q1DSG




Figure 7-8. Output Voltage and Current of a Converter Using UCC27614-Q1DSG

## 8 Power Supply Recommendations

The bias supply voltage range for which the UCC27614-Q1 devices are recommended to operate is from 4.5 V to 26 V. The lower end of this range is governed by the internal UVLO protection feature on the VDD pin supply circuit blocks. Whenever the driver is in UVLO condition when the VDD pin voltage is below the  $V_{(ON)}$  supply start threshold, this feature holds the output low, regardless of the status of the inputs. The upper end of this range is driven by the 26-V recommended maximum voltage rating of the VDD pin of the device. The absolute maximum voltage for the VDD pin is 30 V.

The UVLO protection feature also involves a hysteresis function. This means that when the VDD pin bias voltage has exceeded the threshold voltage and device begins to operate, and if the voltage drops, then the device continues to deliver normal functionality unless the voltage drop exceeds the hysteresis specification. Therefore, ensuring that, while operating at or near the 4.5 V range, the voltage ripple on the auxiliary power supply output is smaller than the hysteresis specification of the device is important to avoid triggering device shutdown.

During system shutdown, the device operation continues until the VDD pin voltage has dropped below the VDD UVLO falling threshold which must be accounted for while evaluating system shutdown timing design requirements. Likewise, at system start-up, the device does not begin operation until the VDD pin voltage has exceeded above the VDD UVLO rising threshold. The quiescent current consumed by the internal circuit blocks of the device is supplied through the VDD pin. Although this fact is well known, recognizing that the charge for source current pulses delivered by the OUT pin is also supplied through the same VDD pin is important. As a result, every time a current is sourced out of the output pin (OUT), a corresponding current pulse is delivered into the device through the VDD pin. Thus ensuring that local bypass capacitors are provided between the VDD and GND pins and located as close to the device as possible for the purpose of decoupling is important. A low-ESR, ceramic surface-mount capacitor is needed. TI recommends having two capacitors; a 100-nF ceramic surface-mount capacitor placed less than 1mm from the VDD pin of the device and another ceramic surface-mount capacitor of few microfarads added in parallel.

UCC27614-Q1 is a high current gate driver. If the gate driver is placed far from the switching power device such as MOSFET then that may create large inductive loop. Large inductive loop may cause excessive ringing on any and all pins of the gate driver. This may result in stress exceeding device recommended rating. Therefore, it is recommended to place the gate driver as close to the switching power device as possible. It is also advisable to use an external gate resistor to damp any ringing due to the high switching currents and board parasitic elements.

Product Folder Links: UCC27614-Q1



## 9 Layout

## 9.1 Layout Guidelines

Proper PCB layout is extremely important in a high-current, fast-switching circuit to provide appropriate device operation and design robustness. The UCC27614-Q1 gate driver incorporates short propagation delays and powerful output stages capable of delivering large current peaks with very fast rise and fall times at the gate of power switch to facilitate voltage transitions very quickly. Very high di/dt can cause unacceptable ringing if the trace lengths and impedances are not well controlled. The following circuit layout guidelines are recommended when designing with these high-speed drivers.

- Place the driver device as close as possible to power device to minimize the length of high-current traces between the driver output pins and the gate of the power switch device.
- Place the bypass capacitors between VDD pin and the GND pin as close to the driver pins as possible to
  minimize trace length for improved noise filtering. TI recommends having two capacitors; a 100-nF ceramic
  surface-mount capacitor placed less than 1mm from the VDD pin of the device and another ceramic surfacemount capacitor of few microfarads added in parallel. These capacitors support high peak current being
  drawn from VDD during turnon of power switch. The use of low inductance surface-mount components such
  as chip capacitors is highly recommended.
- The turnon and turn-off current loop paths (driver device, power switch and VDD bypass capacitor) should be
  minimized as much as possible in order to keep the stray inductance to a minimum. High di/dt is established
  in these loops at two instances during turnon and turn-off transients, which induces significant voltage
  transients on the output pins of the driver device and gate of the power switch.
- Wherever possible, parallel the source and return traces of a current loop, taking advantage of flux cancellation
- Separate power traces and signal traces, such as output and input signals.
- To minimize switch node transients and ringing, adding some gate resistance and/or snubbers on the power devices may be necessary. These measures may also reduce EMI.
- Star-point grounding is a good way to minimize noise coupling from one current loop to another. The GND
  of the driver should be connected to the other circuit nodes such as source of power switch, ground of PWM
  controller, and so forth, at a single point. The connected paths should be as short as possible to reduce
  inductance and be as wide as possible to reduce resistance.
- Use a ground plane to provide noise shielding. Fast rise and fall times at OUT pin may corrupt the input signals during transitions. The ground plane must not be a conduction path for any current loop. Instead the ground plane should be connected to the star-point with one trace to establish the ground potential. In addition to noise shielding, the ground plane can help in power dissipation as well.

Copyright © 2024 Texas Instruments Incorporated

Submit Document Feedback



## 9.2 Layout Example




Figure 9-1. Layout Example: UCC27614-Q1

### 9.3 Thermal Consideration

The useful range of a driver is greatly affected by the drive power requirements of the load and the thermal characteristics of the package. In order for a gate driver to be useful over a particular temperature range the package must allow for the efficient removal of the heat produced while keeping the junction temperature within rated limits. The thermal metrics for the driver package is summarized in the Thermal Characteristics section of the data sheet. For detailed information regarding the thermal information table, refer to *IC Package Thermal Metrics Application Note* (SPRA953).

Submit Document Feedback

Copyright © 2024 Texas Instruments Incorporated



## 10 Device and Documentation Support

## 10.1 Third-Party Products Disclaimer

TI'S PUBLICATION OF INFORMATION REGARDING THIRD-PARTY PRODUCTS OR SERVICES DOES NOT CONSTITUTE AN ENDORSEMENT REGARDING THE SUITABILITY OF SUCH PRODUCTS OR SERVICES OR A WARRANTY, REPRESENTATION OR ENDORSEMENT OF SUCH PRODUCTS OR SERVICES, EITHER ALONE OR IN COMBINATION WITH ANY TI PRODUCT OR SERVICE.

## 10.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Notifications* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

## 10.3 Support Resources

TI E2E<sup>™</sup> support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

## 10.4 Trademarks

TI E2E<sup>™</sup> is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

## 10.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

## 10.6 Glossary

TI Glossary

This glossary lists and explains terms, acronyms, and definitions.

## 11 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

(	Changes from Revision * (April 2024) to Revision A (October 2024)	Page
•	Deleted HBM and CDM ESD classifications from Features	1
•	Changed Advance Information to Production Data for D and DGN packages	1



## 12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Submit Document Feedback

Copyright © 2024 Texas Instruments Incorporated

www.ti.com 16-Jan-2025

### PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
							(6)				
UCC27614QDGNRQ1	ACTIVE	HVSSOP	DGN	8	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	614Q	Samples
UCC27614QDRQ1	ACTIVE	SOIC	D	8	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	27614Q	Samples
UCC27614QDSGRQ1	ACTIVE	WSON	DSG	8	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	614Q	Samples

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

## **PACKAGE OPTION ADDENDUM**

www.ti.com 16-Jan-2025

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF UCC27614-Q1:

• Catalog : UCC27614

NOTE: Qualified Version Definitions:

Catalog - TI's standard catalog product

## **PACKAGE MATERIALS INFORMATION**

www.ti.com 17-Jan-2025

## TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

## QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
UCC27614QDGNRQ1	HVSSOP	DGN	8	3000	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
UCC27614QDRQ1	SOIC	D	8	3000	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
UCC27614QDSGRQ1	WSON	DSG	8	3000	180.0	8.4	2.3	2.3	1.15	4.0	8.0	Q2



www.ti.com 17-Jan-2025




### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
UCC27614QDGNRQ1	HVSSOP	DGN	8	3000	356.0	356.0	35.0
UCC27614QDRQ1	SOIC	D	8	3000	356.0	356.0	35.0
UCC27614QDSGRQ1	WSON	DSG	8	3000	210.0	185.0	35.0

3 x 3, 0.65 mm pitch

SMALL OUTLINE PACKAGE


This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.



**INSTRUMENTS** www.ti.com

# PowerPAD<sup>™</sup> VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



### NOTES:

PowerPAD is a trademark of Texas Instruments.


- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-187.
- 6. Features may differ or may not be present.



SMALL OUTLINE PACKAGE




NOTES: (continued)

- 7. Publication IPC-7351 may have alternate designs.
- 8. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
- 9. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.
- 10. Size of metal pad may vary due to creepage requirement.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 11. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 12. Board assembly site may have different recommendations for stencil design.





SMALL OUTLINE INTEGRATED CIRCUIT



## NOTES:

- 1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
- 4. This dimension does not include interlead flash.
- 5. Reference JEDEC registration MS-012, variation AA.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE INTEGRATED CIRCUIT



### NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



2 x 2, 0.5 mm pitch

PLASTIC SMALL OUTLINE - NO LEAD

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.





PLASTIC SMALL OUTLINE - NO LEAD



## NOTES:

- All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.



PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025. Texas Instruments Incorporated