

UCC5390-Q1 Single-Channel Isolated Gate Driver for SiC/IGBT and Automotive Applications

1 Features

- 5kV_{RMS} single channel isolated gate driver
- AEC-Q100 qualified for automotive applications
 - Temperature grade 1
 - HBM ESD classification level H2
 - CDM ESD classification level C6
- **Functional Safety Quality-Managed**
 - [Documentation available to aid functional safety system design](#)
- 12V UVLO referenced to GND2
- 8-pin DWV (8.5mm creepage) package
- 60ns (typical) propagation delay
- Small part-to-part skew in propagation delay
- 100V/ns minimum CMTI
- 10A minimum peak current
- 3V to 15V input supply voltage
- Up to 33V driver supply voltage
- Negative 5V handling capability on input pins
- Safety-related certifications:
 - 7000V_{PK} isolation (DWV) per DIN V VDE V 0884-11:2017-01 (planned)
 - 5000V_{RMS} (DWV) isolation rating for 1 minute per UL 1577
 - CQC Certification per GB4943.1-2011
- CMOS inputs
- Operating junction temperature: –40°C to +150°C

2 Applications

- On-board charger
- Traction inverter for EVs
- DC charging stations

3 Description

The UCC5390-Q1 is a single-channel, isolated gate driver with 10A source and 10A sink peak current designed to drive MOSFETs, IGBTs, and SiC MOSFETs. The UCC5390-Q1 has its UVLO2 referenced to GND2, which facilitates bipolar supplies and optimizes SiC and IGBT switching behavior and robustness.


The UCC5390-Q1 is available in 8.5mm SOIC-8 (DWV) package and can support isolation voltage up to 5kV_{RMS}. The input side is isolated from the output side with SiO₂ capacitive isolation technology with longer than 40 years isolation barrier lifetime. With its high drive strength and true UVLO detection, this device is a good fit for driving IGBTs and SiC MOSFETs in applications such as on-board chargers and traction inverters.

Compared to an optocoupler, the UCC5390-Q1 has lower part-to-part skew, lower propagation delay, higher operating temperature, and higher CMTI.

Device Information

PART VERSION	PACKAGE ⁽¹⁾	BODY SIZE (NOM)
UCC5390-Q1	DWV (SOIC-8)	7.5mm × 5.85mm

(1) For all available packages, see [Section 13](#).



Functional Block Diagram



Table of Contents

1 Features	1	7.3 Feature Description.....	16
2 Applications	1	7.4 Device Functional Modes.....	19
3 Description	1	8 Application and Implementation	20
4 Pin Configuration and Function	3	8.1 Application Information.....	20
5 Specifications	4	8.2 Typical Application.....	20
5.1 Absolute Maximum Ratings.....	4	9 Power Supply Recommendations	25
5.2 ESD Ratings.....	4	10 Layout	25
5.3 Recommended Operating Conditions.....	4	10.1 Layout Guidelines.....	25
5.4 Thermal Information.....	5	10.2 Layout Example.....	26
5.5 Power Ratings.....	6	10.3 PCB Material.....	28
5.6 Insulation Specifications for DWV Package.....	7	11 Device and Documentation Support	29
5.7 Safety-Related Certifications For DWV Package.....	8	11.1 Device Support.....	29
5.8 Safety Limiting Values.....	8	11.2 Documentation Support.....	29
5.9 Electrical Characteristics.....	9	11.3 Certifications.....	29
5.10 Switching Characteristics.....	10	11.4 Receiving Notification of Documentation Updates..	29
5.11 Insulation Characteristics Curves.....	10	11.5 Support Resources.....	29
5.12 Typical Characteristics.....	11	11.6 Trademarks.....	29
6 Parameter Measurement Information	13	11.7 Electrostatic Discharge Caution.....	29
6.1 Propagation Delay, Inverting, and Noninverting Configuration.....	13	11.8 Glossary.....	29
7 Detailed Description	15	12 Revision History	30
7.1 Overview.....	15	13 Mechanical, Packaging, and Orderable Information	30
7.2 Functional Block Diagram.....	15		

4 Pin Configuration and Function




Figure 4-1. UCC5390-Q1 8-Pin SOIC Top View

Table 4-1. Pin Functions

PIN		TYPE ⁽¹⁾	DESCRIPTION
NAME	NO.		
GND1	4	G	Input ground. All signals on the input side are referenced to this ground.
GND2	7	G	Gate-drive common pin. Connect this pin to the IGBT emitter or MOSFET source. UVLO referenced to GND2.
IN+	2	I	Noninverting gate-drive voltage-control input. The IN+ pin has a CMOS input threshold. This pin is pulled low internally if left open. Use Function Table to understand the input and output logic of these devices.
IN-	3	I	Inverting gate-drive voltage control input. The IN- pin has a CMOS input threshold. This pin is pulled high internally if left open. Use Function Table to understand the input and output logic of these devices.
OUT	6	O	Gate-drive output
V _{CC1}	1	P	Input supply voltage. Connect a locally decoupled capacitor to GND1. Use a low-ESR or ESL capacitor located as close to the device as possible.
V _{CC2}	5	P	Positive output supply rail. Connect a locally decoupled capacitor to V _{EE2} . Use a low-ESR or ESL capacitor located as close to the device as possible.
V _{EE2}	8	G	Negative output supply rail. Connect a locally decoupled capacitor to GND2. Use a low-ESR or ESL capacitor located as close to the device as possible.

(1) P = Power, G = Ground, I = Input, O = Output

5 Specifications

5.1 Absolute Maximum Ratings

Over operating free air temperature range (unless otherwise noted)⁽¹⁾

		MIN	MAX	UNIT
Input bias pin supply voltage	$V_{CC1} - GND1$	$GND1 - 0.3$	18	V
Driver bias supply	$V_{CC2} - V_{EE2}$	-0.3	35	V
V_{EE2} bipolar supply voltage	$V_{EE2} - GND2$	-17.5	0.3	V
Output signal voltage	$V_{OUT} - V_{EE2}$	$V_{EE2} - 0.3$	$V_{CC2} + 0.3$	V
Input signal voltage	$V_{IN+} - GND1, V_{IN-} - GND1$	$GND1 - 5$	$V_{CC1} + 0.3$	V
Junction temperature, T_J ⁽²⁾		-40	150	°C
Storage temperature, T_{stg}		-65	150	°C

(1) Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute Maximum Ratings do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.

(2) To maintain the recommended operating conditions for T_J , see the Thermal Information table.

5.2 ESD Ratings

		VALUE	UNIT
$V_{(ESD)}$	Electrostatic discharge	Human-body model (HBM), per AEC Q100-002 ⁽¹⁾	±4000
		Charged-device model (CDM), per AEC Q100-011	±1500

(1) AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

5.3 Recommended Operating Conditions

Over operating free-air temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
V_{CC1}	Supply voltage, input side	3		15	V
V_{CC2}	Positive supply voltage output side ($V_{CC2} - GND2$)	13.2		33	V
V_{EE2}	Negative supply voltage output side ($V_{EE2} - GND2$)	-16		0	V
V_{SUP2}	Total supply voltage output side ($V_{CC2} - V_{EE2}$)	13.2		33	V
T_J	Junction Temperature	-40		150	°C

5.4 Thermal Information

THERMAL METRIC ⁽¹⁾		UCC5390-Q1	UNIT
		DWV (SOIC)	
		8 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	119.8	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	64.1	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	65.4	°C/W
Ψ_{JT}	Junction-to-top characterization parameter	37.6	°C/W
Ψ_{JB}	Junction-to-board characterization parameter	63.7	°C/W

(1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics](#) application report.

5.5 Power Ratings

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
DWV Package						
P_D	Maximum power dissipation on input and output	$V_{CC1} = 15\text{ V}$, $V_{CC2} = 15\text{ V}$, $f = 1.9\text{-MHz}$, 50% duty cycle, square wave, 2.2-nF load			1.04	W
P_{D1}	Maximum input power dissipation				0.05	W
P_{D2}	Maximum output power dissipation				0.99	W

5.6 Insulation Specifications for DWV Package

PARAMETER		TEST CONDITIONS	VALUE	UNIT
			DWV	
CLR	External Clearance ⁽¹⁾	Shortest pin-to-pin distance through air	≥ 8.5	mm
CPG	External Creepage ⁽¹⁾	Shortest pin-to-pin distance across the package surface	≥ 8.5	mm
DTI	Distance through the insulation	Minimum internal gap (internal clearance)	> 21	μm
CTI	Comparative tracking index	DIN EN 60112 (VDE 0303-11); IEC 60112	> 600	V
	Material Group	According to IEC 60664-1	I	
Overvoltage category per IEC 60664-1		Rated mains voltage ≤ 600 _V RMS	I-III	
		Rated mains voltage ≤ 1000 _V RMS	I-II	
DIN V VDE 0884-11: 2017-01⁽²⁾				
V _{IORM}	Maximum repetitive peak isolation voltage	AC voltage (bipolar)	2121	V _{PK}
V _{IOWM}	Maximum isolation working voltage	AC voltage (sine wave); time dependent dielectric breakdown (TDDb) test	1500	V _{RMS}
		DC Voltage	2121	V _{DC}
V _{IOTM}	Maximum transient isolation voltage	V _{TEST} = V _{IOTM} , t = 60 s (qualification) ; V _{TEST} = 1.2 × V _{IOTM} , t = 1 s (100% production)	7000	V _{PK}
V _{IOSM}	Maximum surge isolation voltage ⁽³⁾	Test method per IEC 62368-1, 1.2/50-μs waveform, V _{TEST} = 1.6 × V _{IOSM} (qualification)	8000	V _{PK}
q _{pd}	Apparent charge ⁽⁴⁾	Method a: After I/O safety test subgroup 2/3, V _{ini} = V _{IOTM} , t _{ini} = 60 s V _{pd(m)} = 1.2 × V _{IORM} , t _m = 10 s	≤ 5	pC
		Method a: After environmental tests subgroup 1, V _{ini} = V _{IOTM} , t _{ini} = 60 s; V _{pd(m)} = 1.6 × V _{IORM} , t _m = 10 s	≤ 5	
		Method b1: At routine test (100% production) and preconditioning (type test), V _{ini} = 1.2 × V _{IOTM} , t _{ini} = 1 s; V _{pd(m)} = 1.875 × V _{IORM} , t _m = 1 s	≤ 5	
C _{IO}	Barrier capacitance, input to output ⁽⁵⁾	V _{IO} = 0.4 × sin(2πft), f = 1 MHz	1.2	pF
R _{IO}	Isolation resistance, input to output ⁽⁵⁾	V _{IO} = 500 V, T _A = 25°C	> 10 ¹²	Ω
		V _{IO} = 500 V, 100°C ≤ T _A ≤ 125°C	> 10 ¹¹	
		V _{IO} = 500 V at T _S = 150°C	> 10 ⁹	
	Pollution degree		2	
	Climatic category		40/125/21	
UL 1577				
V _{ISO}	Withstand isolation voltage	V _{TEST} = V _{ISO} , t = 60 s (qualification); V _{TEST} = 1.2 × V _{ISO} , t = 1 s (100% production)	5000	V _{RMS}

- (1) Creepage and clearance requirements should be applied according to the specific equipment isolation standards of an application. Care should be taken to maintain the creepage and clearance distance of a board design to ensure that the mounting pads of the isolator on the printed-circuit board do not reduce this distance. Creepage and clearance on a printed-circuit board become equal in certain cases. Techniques such as inserting grooves, ribs, or both on a printed circuit board are used to help increase these specifications.
- (2) This coupler is suitable for safe electrical insulation only within the safety ratings. Compliance with the safety ratings shall be ensured by means of suitable protective circuits.
- (3) Testing is carried out in air or oil to determine the intrinsic surge immunity of the isolation barrier.
- (4) Apparent charge is electrical discharge caused by a partial discharge (pd).
- (5) All pins on each side of the barrier tied together creating a two-pin device.

5.7 Safety-Related Certifications For DWV Package

VDE	UL	CQC
Plan to certify according to DIN V VDE V 0884–11:2017–01 and DIN EN 61010-1	Recognized under UL 1577 Component Recognition Program	Certified according to GB 4943.1–2011
Reinforced Insulation Maximum Transient Isolation Overvoltage, 7000 V _{PK} ; Maximum Repetitive Peak Isolation Voltage, 2121 V _{PK} ; Maximum Surge Isolation Voltage, 8000 V _{PK}	Single protection, 5000 V _{RMS}	Reinforced Insulation, Altitude ≤ 5000 m, Tropical Climate
Certification planned	File Number: E181974	Certification Number: CQC19001226950

5.8 Safety Limiting Values

Safety limiting intends to minimize potential damage to the isolation barrier upon failure of input or output circuitry.

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
DWV PACKAGE							
I _S	Safety input, output, or supply current	R _{θJA} = 119.8°C/W, V _I = 15 V, T _J = 150°C, T _A = 25°C, see Figure 5-1	Output side			66	mA
		R _{θJA} = 119.8°C/W, V _I = 30 V, T _J = 150°C, T _A = 25°C, see Figure 5-1	Output side			33	
P _S	Safety input, output, or total power	R _{θJA} = 119.8°C/W, T _J = 150°C, T _A = 25°C, see Figure 5-2	Input side			0.05	W
			Output side			0.99	
			Total			1.04	
T _S	Maximum safety temperature ⁽¹⁾					150	°C

- (1) The maximum safety temperature, T_S, has the same value as the maximum junction temperature, T_J, specified for the device. The I_S and P_S parameters represent the safety current and safety power respectively. The maximum limits of I_S and P_S should not be exceeded. These limits vary with the ambient temperature, T_A.

The junction-to-air thermal resistance, R_{θJA}, in the Thermal Information table is that of a device installed on a high-K test board for leaded surface-mount packages. Use these equations to calculate the value for each parameter:

$$T_J = T_A + R_{\theta JA} \times P, \text{ where } P \text{ is the power dissipated in the device.}$$

$$T_{J(max)} = T_S = T_A + R_{\theta JA} \times P_S, \text{ where } T_{J(max)} \text{ is the maximum allowed junction temperature.}$$

$$P_S = I_S \times V_I, \text{ where } V_I \text{ is the maximum input voltage.}$$

5.9 Electrical Characteristics

$V_{CC1} = 3.3\text{ V}$ or 5 V , $0.1\text{-}\mu\text{F}$ capacitor from V_{CC1} to GND1, $V_{CC2} = 15\text{ V}$, $1\text{-}\mu\text{F}$ capacitor from V_{CC2} to V_{EE2} , $C_L = 100\text{-pF}$, $T_J = -40^\circ\text{C}$ to $+125^\circ\text{C}$, (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
SUPPLY CURRENTS						
I_{VCC1}	Input supply quiescent current			1.67	2.4	mA
I_{VCC2}	Output supply quiescent current			1.1	1.8	mA
SUPPLY VOLTAGE UNDERVOLTAGE THRESHOLDS						
$V_{IT+}(UVLO1)$	VCC1 Positive-going UVLO threshold voltage			2.6	2.8	V
$V_{IT-}(UVLO1)$	VCC1 Negative-going UVLO threshold voltage		2.4	2.5		V
$V_{hys}(UVLO1)$	VCC1 UVLO threshold hysteresis			0.1		V
OUTPUT SUPPLY VOLTAGE UNDERVOLTAGE THRESHOLDS						
$V_{IT+}(UVLO2)$	VCC2 Positive-going UVLO threshold voltage			12	13	V
$V_{IT-}(UVLO2)$	VCC2 Negative-going UVLO threshold voltage		10.3	11.0		V
$V_{hys}(UVLO2)$	VCC2 UVLO threshold voltage hysteresis			1		V
LOGIC I/O						
$V_{IT+}(IN)$	Positive-going input threshold voltage (IN+, IN-)			$0.55 \times V_{CC1}$	$0.7 \times V_{CC1}$	V
$V_{IT-}(IN)$	Negative-going input threshold voltage (IN+, IN-)		$0.3 \times V_{CC1}$	$0.45 \times V_{CC1}$		V
$V_{hys}(IN)$	Input hysteresis voltage (IN+, IN-)			$0.1 \times V_{CC1}$		V
I_{IH}	High-level input leakage at IN+	IN+ = V_{CC1}		40	240	μA
I_{IL}	Low-level input leakage at IN-	IN- = GND1	-240	-40		μA
		IN- = GND1 – 5 V	-310	-80		
GATE DRIVER STAGE						
V_{OH}	High-level output voltage (OUT)	$I_{OUT} = -20\text{ mA}$	$V_{CC2} - 0.1$	$V_{CC2} - 0.24$		V
V_{OL}	Low level output voltage (OUT)	IN+ = low, IN- = high; $I_O = 20\text{ mA}$	2	3		mV
I_{OH}	Peak source current	IN+ = high, IN- = low	10	17		A
I_{OL}	Peak sink current	IN+ = low, IN- = high	10	17		A
SHORT CIRCUIT CLAMPING						
$V_{CLP-OUT}$	Clamping voltage ($V_{OUT} - V_{CC2}$)	IN+ = high, IN- = low, $t_{CLAMP} = 10\text{ }\mu\text{s}$, $I_{OUT} = 500\text{ mA}$		1	1.3	V
$V_{CLP-OUT}$	Clamping voltage ($V_{EE2} - V_{OUT}$)	IN+ = low, IN- = high, $t_{CLAMP} = 10\text{ }\mu\text{s}$, $I_{OUT} = -500\text{ mA}$		1.5		V
		IN+ = low, IN- = high, $I_{OUT} = -20\text{ mA}$		0.9	1	
ACTIVE PULLDOWN						
V_{OUTSD}	Active pulldown voltage on OUT	$I_{OUT} = 0.1 \times I_{OUT(tp)}$, $V_{CC2} = \text{open}$		1.8	2.5	V



5.10 Switching Characteristics

$V_{CC1} = 3.3\text{ V}$ or 5 V , $0.1\text{-}\mu\text{F}$ capacitor from V_{CC1} to GND1 , $V_{CC2} = 15\text{ V}$, $1\text{-}\mu\text{F}$ capacitor from V_{CC2} to V_{EE2} , $T_J = -40^\circ\text{C}$ to $+125^\circ\text{C}$, (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
t_r	Output-signal rise time	$C_{LOAD} = 1\text{ nF}$		10	26	ns
t_f	Output-signal fall time	$C_{LOAD} = 1\text{ nF}$		10	22	ns
t_{PLH}	Propagation delay, high	$C_{LOAD} = 100\text{ pF}$		65	100	ns
t_{PHL}	Propagation delay, low	$C_{LOAD} = 100\text{ pF}$		65	100	ns
t_{UVLO1_rec}	UVLO recovery delay of V_{CC1}			30		μs
t_{UVLO2_rec}	UVLO recovery delay of V_{CC2}			50		μs
t_{PWD}	Pulse width distortion $ t_{PHL} - t_{PLH} $	$C_{LOAD} = 100\text{ pF}$		1	20	ns
$t_{sk(pp)}$	Part-to-part skew ⁽¹⁾	$C_{LOAD} = 100\text{ pF}$		1	25	ns
CMTI	Common-mode transient immunity	PWM is tied to GND or V_{CC1} , $V_{CM} = 1200\text{ V}$	100	120		$\text{kV}/\mu\text{s}$


(1) $t_{sk(pp)}$ is the magnitude of the difference in propagation delay times between the output of different devices switching in the same direction while operating at identical supply voltages, temperature, input signals and loads guaranteed by characterization.

5.11 Insulation Characteristics Curves




5.12 Typical Characteristics

$V_{CC1} = 3.3\text{ V}$ or 5 V , $0.1\text{-}\mu\text{F}$ capacitor from V_{CC1} to GND1 , $V_{CC2} = 15\text{ V}$, $1\text{-}\mu\text{F}$ capacitor from V_{CC2} to V_{EE2} , $C_{LOAD} = 1\text{ nF}$, $T_J = -40^\circ\text{C}$ to $+125^\circ\text{C}$, (unless otherwise noted)




$C_{LOAD} = 150\text{ nF}$

Figure 5-3. Output-High Drive Current vs Output Voltage




$C_{LOAD} = 150\text{ nF}$

Figure 5-4. Output-Low Drive Current vs Output Voltage




IN+ = L IN- = H

Figure 5-5. I_{CC1} Supply Current vs Temperature




IN+ = H IN- = L

Figure 5-6. I_{CC1} Supply Current vs Temperature




Duty Cycle = 50% T = 25°C

Figure 5-7. I_{CC1} Supply Current vs Input Frequency




IN+ = L IN- = H

Figure 5-8. I_{CC2} Supply Current vs Temperature



IN+ = H IN- = L

Figure 5-9. I_{CC2} Supply Current vs Temperature




Duty Cycle = 50% T = 25°C

Figure 5-10. I_{CC2} Supply Current vs Input Frequency

5.12 Typical Characteristics (continued)

$V_{CC1} = 3.3\text{ V}$ or 5 V , $0.1\text{-}\mu\text{F}$ capacitor from V_{CC1} to GND1 , $V_{CC2} = 15\text{ V}$, $1\text{-}\mu\text{F}$ capacitor from V_{CC2} to V_{EE2} , $C_{LOAD} = 1\text{ nF}$, $T_J = -40^\circ\text{C}$ to $+125^\circ\text{C}$, (unless otherwise noted)



$f_{SW} = 1\text{ kHz}$

Figure 5-11. I_{CC2} Supply Current vs Load Capacitance




Figure 5-12. Rise Time vs Temperature




Figure 5-13. Fall Time vs Temperature




Figure 5-14. Propagation Delay t_{PLH} vs Temperature






Figure 5-15. Propagation Delay t_{PHL} vs Temperature



$f_{SW} = 1\text{ kHz}$ $R_{GH} = 0\ \Omega$ $R_{GL} = 0\ \Omega$

Figure 5-16. Rise Time vs Load Capacitance



$f_{SW} = 1\text{ kHz}$

$R_{GH} = 0\ \Omega$

$R_{GL} = 0\ \Omega$

Figure 5-17. Fall Time vs Load Capacitance

6 Parameter Measurement Information

6.1 Propagation Delay, Inverting, and Noninverting Configuration

Figure 6-1 shows the propagation delay for noninverting configurations. Figure 6-2 shows the propagation delay with the inverting configuration. These figures also demonstrate the method used to measure the rise (t_r) and fall (t_f) times.




Figure 6-1. Propagation Delay, Noninverting Configuration




Figure 6-2. Propagation Delay, Inverting Configuration

6.1.1 CMTI Testing

Figure 6-3 is a simplified diagram of the CMTI testing configuration.




Figure 6-3. CMTI Test Circuit for UCC5390-Q1

7 Detailed Description

7.1 Overview

The isolation inside the UCC5390-Q1 is implemented with high-voltage SiO₂-based capacitors. The signal across the isolation has an on-off keying (OOK) modulation scheme to transmit the digital data across a silicon dioxide based isolation barrier (see Figure 7-2). The transmitter sends a high-frequency carrier across the barrier to represent one digital state and sends no signal to represent the other digital state. The receiver demodulates the signal after advanced signal conditioning and produces the output through a buffer stage. The UCC5390-Q1 also incorporates advanced circuit techniques to maximize the CMTI performance and minimize the radiated emissions from the high frequency carrier and IO buffer switching. The conceptual block diagram of a digital capacitive isolator, Figure 7-1, shows a functional block diagram of a typical channel. Figure 7-2 shows a conceptual detail of how the OOK scheme works.

Figure 7-1 shows how the input signal passes through the capacitive isolation barrier through modulation (OOK) and signal conditioning.

7.2 Functional Block Diagram




Figure 7-1. Conceptual Block Diagram of a Capacitive Data Channel




Figure 7-2. On-Off Keying (OOK) Based Modulation Scheme




Figure 7-3. Functional Block Diagram — UVLO With Respect to GND2 (UCC5390-Q1)

7.3 Feature Description

7.3.1 Power Supply

The V_{CC1} input power supply supports a wide voltage range from 3 V to 15 V and the V_{CC2} output supply supports a voltage range from 9.5 V to 33 V. For operation with bipolar supplies, the power device is turned off with a negative voltage on the gate with respect to the emitter or source. This configuration prevents the power device from unintentionally turning on because of current induced from the Miller effect. The typical values of the V_{CC2} and V_{EE2} output supplies for bipolar operation are 15 V and -8 V with respect to GND2 for IGBTs and 20 V and -5 V for SiC MOSFETs.

For operation with unipolar supply, the V_{CC2} supply is connected to 15 V with respect to V_{EE2} for IGBTs, and 20 V for SiC MOSFETs. The V_{EE2} supply is connected to 0 V.

7.3.2 Input Stage

The input pins (IN+ and IN-) of the UCC5390-Q1 are based on CMOS-compatible input-threshold logic that is completely isolated from the V_{CC2} supply voltage. The input pins are easy to drive with logic-level control signals (such as those from 3.3-V microcontrollers), because the UCC5390-Q1 has a typical high threshold ($V_{IT+(IN)}$) of $0.55 \times V_{CC1}$ and a typical low threshold of $0.45 \times V_{CC1}$. A wide hysteresis ($V_{hys(IN)}$) of $0.1 \times V_{CC1}$ makes for good noise immunity and stable operation. If either of the inputs are left open, 128 k Ω of internal pull-down resistance forces the IN+ pin low and 128 k Ω of internal resistance pulls IN- high. However, TI still recommends grounding an input or tying to V_{CC1} if it is not being used for improved noise immunity.

Because the input side of the UCC5390-Q1 is isolated from the output driver, the input signal amplitude can be larger or smaller than V_{CC2} provided that it does not exceed the recommended limit. This feature allows greater flexibility when integrating the gate-driver with control signal sources and allows the user to choose the most efficient V_{CC2} for any gate. However, the amplitude of any signal applied to IN+ or IN- must never be at a voltage higher than V_{CC1} .

7.3.3 Output Stage

The output stage of the UCC5390-Q1 features a pull-up structure that delivers the highest peak-source current when it is most needed which is during the Miller plateau region of the power-switch turn-on transition (when the power-switch drain or collector voltage experiences dV/dt). The output stage pull-up structure features a P-channel MOSFET and an additional pull-up N-channel MOSFET in parallel. The function of the N-channel MOSFET is to provide a brief boost in the peak-sourcing current, which enables fast turn-on. Fast turn-on is accomplished by briefly turning on the N-channel MOSFET during a narrow instant when the output is changing

states from low to high. Table 7-1 lists the typical internal resistance values of the pull-up and pull-down structure.

Table 7-1. UCC5390-Q1 On-Resistance

DEVICE OPTION	R _{NMOS}	R _{OH}	R _{OL}	UNIT
UCC5390-Q1	0.76	12	0.13	Ω

The R_{OH} parameter is a DC measurement and is representative of the on-resistance of the P-channel device only. This parameter is only for the P-channel device, because the pull-up N-channel device is held in the OFF state in DC condition and is turned on only for a brief instant when the output is changing states from low to high. Therefore, the effective resistance of the UCC5390-Q1 pull-up stage during this brief turn-on phase is much lower than what is represented by the R_{OH} parameter, which yields a faster turn-on. The turn-on-phase output resistance is the parallel combination R_{OH} || R_{NMOS}.

The pull-down structure in the UCC5390-Q1 is simply composed of an N-channel MOSFET. The output of the UCC5390-Q1 is capable of delivering, or sinking, 10-A peak current pulses. The output voltage swing between V_{CC2} and V_{EE2} provides rail-to-rail operation because of the MOS-out stage which delivers very low dropout.




Figure 7-4. Output Stage

7.3.4 Protection Features

7.3.4.1 Undervoltage Lockout (UVLO)

UVLO functions are implemented for both the V_{CC1} and V_{CC2} supplies between the V_{CC1} and GND1, and V_{CC2} and V_{EE2} pins to prevent an underdriven condition on IGBTs and MOSFETs. When V_{CC} is lower than V_{IT+(UVLO)} at device start-up or lower than V_{IT-(UVLO)} after start-up, the voltage-supply UVLO feature holds the effected output low, regardless of the input pins (IN+ and IN-) as shown in Table 7-2. The V_{CC} UVLO protection has a hysteresis feature (V_{hys(UVLO)}). This hysteresis prevents chatter when the power supply produces ground noise; this allows the device to permit small drops in bias voltage, which occurs when the device starts switching and operating current consumption increases suddenly. Figure 7-5 shows the UVLO functions.

Table 7-2. UCC5390-Q1 V_{CC1} UVLO Logic

CONDITION	INPUTS		OUTPUT
	IN+	IN-	OUT
V _{CC1} – GND1 < V _{IT+(UVLO1)} during device start-up	H	L	L
	L	H	L
	H	H	L
	L	L	L

Table 7-2. UCC5390-Q1 V_{CC1} UVLO Logic (continued)

CONDITION	INPUTS		OUTPUT
	IN+	IN–	OUT
$V_{CC1} - GND1 < V_{IT-(UVLO1)}$ after device start-up	H	L	L
	L	H	L
	H	H	L
	L	L	L

Table 7-3. UCC5390-Q1 V_{CC2} UVLO Logic

CONDITION	INPUTS		OUTPUT
	IN+	IN–	OUT
$V_{CC2} - V_{EE2} < V_{IT+(UVLO2)}$ during device start-up	H	L	L
	L	H	L
	H	H	L
	L	L	L
$V_{CC2} - V_{EE2} < V_{IT-(UVLO2)}$ after device start-up	H	L	L
	L	H	L
	H	H	L
	L	L	L

When V_{CC1} or V_{CC2} drops below the UVLO1 or UVLO2 threshold, a delay, t_{UVLO1_rec} or t_{UVLO2_rec}, occurs on the output when the supply voltage rises above V_{IT+(UVLO)} or V_{IT-(UVLO2)} again. Figure 7-5 shows this delay.




Figure 7-5. UVLO Functions

7.3.4.2 Active Pull-down

The active pull-down function is used to pull the IGBT or MOSFET gate to the low state when no power is connected to the V_{CC2} supply. This feature prevents false IGBT and MOSFET turn-on on the OUT pin by clamping the output to approximately 2 V.

When the output stages of the driver are in an unbiased or UVLO condition, the driver outputs are held low by an active clamp circuit that limits the voltage rise on the driver outputs. In this condition, the upper PMOS is resistively held off by a pull-up resistor while the lower NMOS gate is tied to the driver output through a 500-kΩ resistor. In this configuration, the output is effectively clamped to the threshold voltage of the lower NMOS device, which is approximately 1.5 V when no bias power is available.

7.3.4.3 Short-Circuit Clamping

The short-circuit clamping function is used to clamp voltages at the driver output slightly higher than the V_{CC2} voltage during short-circuit conditions. The short-circuit clamping function helps protect the IGBT or MOSFET gate from overvoltage breakdown or degradation. The short-circuit clamping function is implemented by adding a diode connection between the dedicated pins and the V_{CC2} pin inside the driver. The internal diodes can conduct up to 500-mA current for a duration of 10 μ s and a continuous current of 20 mA. Use external Schottky diodes to improve current conduction capability as needed.

7.4 Device Functional Modes

Table 7-4 lists the functional modes for the UCC5390-Q1 assuming V_{CC1} and V_{CC2} are in the recommended range.

Table 7-4. Function Table

IN+	IN-	OUT
Low	X	Low
X	High	Low
High	Low	High

7.4.1 ESD Structure

Figure 7-6 shows the multiple diodes involved in the ESD protection components of the UCC5390-Q1 device. This provides pictorial representation of the absolute maximum rating for the device.




Figure 7-6. ESD Structure

8 Application and Implementation

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

8.1 Application Information

The UCC5390-Q1 is a simple, isolated gate driver for power semiconductor devices, such as MOSFETs, IGBTs, or SiC MOSFETs. The family of devices is intended for use in applications such as motor control, solar inverters, switched-mode power supplies, and industrial inverters.

8.2 Typical Application

The circuit in [Figure 8-1](#) show a typical application for driving IGBTs.




Figure 8-1. Typical Application Circuit for UCC5390-Q1 to Drive IGBT

8.2.1 Design Requirements

[Table 8-1](#) lists the recommended conditions to observe the input and output of the UCC5390-Q1 gate driver with the IN- pin tied to the GND1 pin.

Table 8-1. UCC5390-Q1 Design Requirements

PARAMETER	VALUE	UNIT
V _{CC1}	3.3	V
V _{CC2}	18	V
V _{EE2}	-3	V
IN+	3.3	V
IN-	GND1	-
Switching frequency	300	kHz
Gate Charge of Power Device	126	nC

8.2.2 Detailed Design Procedure

8.2.2.1 Designing IN+ and IN- Input Filter

TI recommends that users avoid shaping the signals to the gate driver in an attempt to slow down (or delay) the signal at the output. However, a small input filter, R_{IN}-C_{IN}, can be used to filter out the ringing introduced by nonideal layout or long PCB traces.

Such a filter should use an R_{IN} resistor with a value from 0 Ω to 100 Ω and a C_{IN} capacitor with a value from 10 pF to 1000 pF. In the example, the selected value for R_{IN} is 51 Ω and C_{IN} is 33 pF, with a corner frequency of approximately 100 MHz.

When selecting these components, pay attention to the trade-off between good noise immunity and propagation delay.

8.2.2.2 Gate-Driver Output Resistor

The external gate-driver resistors, $R_{G(ON)}$ and $R_{G(OFF)}$ are used to:

1. Limit ringing caused by parasitic inductances and capacitances
2. Limit ringing caused by high voltage or high current switching dv/dt , di/dt , and body-diode reverse recovery
3. Fine-tune gate drive strength, specifically peak sink and source current to optimize the switching loss
4. Reduce electromagnetic interference (EMI)

The output stage has a pull-up structure consisting of a P-channel MOSFET and an N-channel MOSFET in parallel. The combined peak source current is 17 A for UCC5390-Q1. Use [Equation 1](#) to estimate the peak source current.

$$I_{OH} = \min \left(17 \text{ A}, \frac{V_{CC2} - V_{EE2}}{R_{NMOS} \parallel R_{OH} + R_{ON} + R_{GFET_Int}} \right) \quad (1)$$

where

- R_{ON} is the external turn-on resistance, which is 2.2 Ω in this example.
- R_{GFET_Int} is the power transistor internal gate resistance, found in the power transistor data sheet. We will assume 1.8 Ω for our example.
- I_{OH} is the peak source current which is the minimum value between 17 A, the gate-driver peak source current, and the calculated value based on the gate-drive loop resistance.

In this example, the peak source current is approximately 4.45 A as calculated in [Equation 2](#).

$$I_{OH} = \frac{V_{CC2} - V_{EE2}}{R_{NMOS} \parallel R_{OH} + R_{ON} + R_{GFET_Int}} = \frac{21 \text{ V}}{0.76 \Omega \parallel 12 \Omega + 2.2 \Omega + 1.8 \Omega} \approx 4.45 \text{ A} \quad (2)$$

Similarly, use [Equation 3](#) to calculate the peak sink current.

$$I_{OL} = \min \left(17 \text{ A}, \frac{V_{CC2} - V_{EE2}}{R_{OL} + R_{OFF} + R_{GFET_Int}} \right) \quad (3)$$

where

- R_{OFF} is the external turn-off resistance, which is 2.2 Ω in this example.
- I_{OL} is the peak sink current which is the minimum value between 17 A, the gate-driver peak sink current, and the calculated value based on the gate-drive loop resistance.

In this example, the peak sink current is the minimum value between [Equation 4](#) and 17 A.

$$I_{OL} = \frac{V_{CC2} - V_{EE2}}{R_{OL} + R_{OFF} + R_{GFET_Int}} = \frac{21 \text{ V}}{0.13 \Omega + 2.2 \Omega + 1.8 \Omega} \approx 5.08 \text{ A} \quad (4)$$

Note

The estimated peak current is also influenced by PCB layout and load capacitance. Parasitic inductance in the gate-driver loop can slow down the peak gate-drive current and introduce overshoot and undershoot. Therefore, TI strongly recommends that the gate-driver loop should be minimized. Conversely, the peak source and sink current is dominated by loop parasitics when the load capacitance (C_{ISS}) of the power transistor is very small (typically less than 1 nF) because the rising and falling time is too small and close to the parasitic ringing period.

8.2.2.3 Estimate Gate-Driver Power Loss

The total loss, P_G , in the gate-driver subsystem includes the power losses (P_{GD}) of the UCC5390-Q1 device and the power losses in the peripheral circuitry, such as the external gate-drive resistor.

The P_{GD} value is the key power loss which determines the thermal safety-related limits of the UCC5390-Q1 device, and it can be estimated by calculating losses from several components.

The first component is the static power loss, P_{GDQ} , which includes quiescent power loss on the driver as well as driver self-power consumption when operating with a certain switching frequency. The P_{GDQ} parameter is measured on the bench with no load connected to the OUT pins at a given V_{CC1} , V_{CC2} , switching frequency, and ambient temperature. In this example, V_{CC1} is 3.3V, V_{CC2} is 18 V and V_{EE2} is -3 V. The current on each power supply, with PWM switching from 0 V to 3.3 V at 300 kHz, is measured to be $I_{CC1} = 1.67$ mA and $I_{CC2} = 1.28$ mA. Therefore, use [Equation 5](#) to calculate P_{GDQ} .

$$P_{GDQ} = V_{CC1} \times I_{VCC1} + (V_{CC2} - V_{EE2}) \times I_{CC2} \approx 32.4 \text{ mW} \quad (5)$$

The second component is the switching operation loss, P_{GDO} , with a given load capacitance which the driver charges and discharges the load during each switching cycle. Use [Equation 6](#) to calculate the total dynamic loss from load switching, P_{GSW} .

$$P_{GSW} = (V_{CC2} - V_{EE2}) \times Q_G \times f_{SW} \quad (6)$$

where

- Q_G is the gate charge of the power transistor at V_{CC2} .

So, for this example application the total dynamic loss from load switching is approximately 793.8 mW as calculated in [Equation 7](#).

$$P_{GSW} = 21 \text{ V} \times 126 \text{ nC} \times 300 \text{ kHz} = 793.8 \text{ mW} \quad (7)$$

Q_G represents the total gate charge of the power transistor and is subject to change with different testing conditions. The UCC5390-Q1 gate-driver loss on the output stage, P_{GDO} , is part of P_{GSW} . P_{GDO} is equal to P_{GSW} if the external gate-driver resistance and power-transistor internal resistance are 0 Ω , and all the gate driver-loss will be dissipated inside the UCC5390-Q1. If an external turn-on and turn-off resistance exists, the total loss is distributed between the gate driver pull-up/down resistance, external gate resistance, and power-transistor internal resistance. Importantly, the pull-up/down resistance is a linear and fixed resistance if the source/sink current is not saturated to 17 A, however, it will be non-linear if the source/sink current is saturated. Therefore, P_{GDO} is different in these two scenarios.

Case 1 - Linear Pull-Up/Down Resistor:

$$P_{GDO} = \frac{P_{GSW}}{2} \left(\frac{R_{OH} \parallel R_{NMOS}}{R_{OH} \parallel R_{NMOS} + R_{ON} + R_{GFET_Int}} + \frac{R_{OL}}{R_{OL} + R_{OFF} + R_{GFET_Int}} \right) \quad (8)$$

In this design example, all the predicted source and sink currents are less than 17 A, therefore, use [Equation 9](#) to estimate the UCC5390-Q1 gate-driver loss.

$$P_{GDO} = \frac{793.8 \text{ mW}}{2} \left(\frac{12 \Omega \parallel 0.76 \Omega}{12 \Omega \parallel 0.76 \Omega + 2.2 \Omega + 1.8 \Omega} + \frac{0.13 \Omega}{0.13 \Omega + 2.2 \Omega + 1.8 \Omega} \right) \approx 72.66 \text{ mW} \quad (9)$$

Case 2 - Nonlinear Pull-Up/Down Resistor:

$$P_{GDO} = f_{SW} \times \left[17 \text{ A} \times \int_0^{T_{R_Sys}} (V_{CC2} - V_{OUTH}(t)) dt + 17 \text{ A} \times \int_0^{T_{F_Sys}} (V_{OUTL}(t) - V_{EE2}) dt \right] \quad (10)$$

where

- $V_{OUTH/L}(t)$ is the gate-driver OUT pin voltage during the turnon and turnoff period. In cases where the output is saturated for some time, this value can be simplified as a constant-current source (17 A at turnon and turnoff) charging or discharging a load capacitor. Then, the $V_{OUTH/L}(t)$ waveform will be linear and the T_{R_Sys} and T_{F_Sys} can be easily predicted.

For some scenarios, if only one of the pull-up or pull-down circuits is saturated and another one is not, the P_{GDO} is a combination of case 1 and case 2, and the equations can be easily identified for the pull-up and pull-down based on this discussion.

Use [Equation 11](#) to calculate the total gate-driver loss dissipated in the UCC5390-Q1 gate driver, P_{GD} .

$$P_{GD} = P_{GDQ} + P_{GDO} = 32.4 \text{ mW} + 72.66 \text{ mW} = 105.06 \text{ mW} \quad (11)$$

8.2.2.4 Estimating Junction Temperature

Use the equation below to estimate the junction temperature (T_J) of the UCC5390-Q1 family.

$$T_J = T_C + \Psi_{JT} \times P_{GD} \quad (12)$$

where

- T_C is the UCC5390-Q1 case-top temperature measured with a thermocouple or some other instrument.
- Ψ_{JT} is the junction-to-top characterization parameter from the Thermal Information table.

Using the junction-to-top characterization parameter (Ψ_{JT}) instead of the junction-to-case thermal resistance ($R_{\theta JC}$) can greatly improve the accuracy of the junction temperature estimation. The majority of the thermal energy of most ICs is released into the PCB through the package leads, whereas only a small percentage of the total energy is released through the top of the case (where thermocouple measurements are usually conducted). The $R_{\theta JC}$ resistance can only be used effectively when most of the thermal energy is released through the case, such as with metal packages or when a heat sink is applied to an IC package. In all other cases, use of $R_{\theta JC}$ will inaccurately estimate the true junction temperature. The Ψ_{JT} parameter is experimentally derived by assuming that the dominant energy leaving through the top of the IC will be similar in both the testing environment and the application environment. As long as the recommended layout guidelines are observed, junction temperature estimations can be made accurately to within a few degrees Celsius.

8.2.3 Selecting V_{CC1} and V_{CC2} Capacitors

Bypass capacitors for the V_{CC1} and V_{CC2} supplies are essential for achieving reliable performance. TI recommends choosing low-ESR and low-ESL, surface-mount, multi-layer ceramic capacitors (MLCC) with sufficient voltage ratings, temperature coefficients, and capacitance tolerances.

Note

DC bias on some MLCCs will impact the actual capacitance value. For example, a 25-V, 1- μ F X7R capacitor is measured to be only 500 nF when a DC bias of 15-V_{DC} is applied.

8.2.3.1 Selecting a V_{CC1} Capacitor

A bypass capacitor connected to the V_{CC1} pin supports the transient current required for the primary logic and the total current consumption, which is only a few milliamperes. Therefore, a 50-V MLCC with over 100 nF is recommended for this application. If the bias power-supply output is located a relatively long distance from the V_{CC1} pin, a tantalum or electrolytic capacitor with a value greater than 1 μ F should be placed in parallel with the MLCC.

8.2.3.2 Selecting a V_{CC2} Capacitor

A 50-V, 10- μ F MLCC and a 50-V, 0.22- μ F MLCC are selected for the C_{VCC2} capacitor. If the bias power supply output is located a relatively long distance from the V_{CC2} pin, a tantalum or electrolytic capacitor with a value greater than 10 μ F should be used in parallel with C_{VCC2}.

8.2.3.3 Application Circuits With Output Stage Negative Bias

When parasitic inductances are introduced by nonideal PCB layout and long package leads (such as TO-220 and TO-247 type packages), ringing in the gate-source drive voltage of the power transistor could occur during high di/dt and dv/dt switching. If the ringing is over the threshold voltage, unintended turn-on and shoot-through could occur. Applying a negative bias on the gate drive is a popular way to keep such ringing below the threshold. A few examples of implementing negative gate-drive bias follow.

Figure 8-2 shows another example which uses two supplies (or single-input, double-output power supply). The power supply across V_{CC2} and GND2 determines the positive drive output voltage and the power supply across V_{EE2} and GND2 determines the negative turn-off voltage. This solution requires more power supplies than the first example, however, it provides more flexibility when setting the positive and negative rail voltages.




Figure 8-2. Negative Bias With Two Iso-Bias Power Supplies

8.2.4 Application Curve




Figure 8-3. PWM Input and Gate Voltage Waveform

9 Power Supply Recommendations

The recommended input supply voltage (V_{CC1}) for the UCC5390-Q1 device is from 3 V to 15 V. The lower limit of the range of output bias-supply voltage (V_{CC2}) is determined by the internal UVLO protection feature of the device. The V_{CC1} and V_{CC2} voltages should not fall below their respective UVLO thresholds for normal operation, or else the gate-driver outputs can become clamped low for more than 50 μs by the UVLO protection feature. For more information on UVLO, see [Section 7.3.4.1](#). The higher limit of the V_{CC2} range depends on the maximum gate voltage of the power device that is driven by the UCC5390-Q1 device, and should not exceed the recommended maximum V_{CC2} of 33 V. A local bypass capacitor should be placed between the V_{CC2} and V_{EE2} pins, with a value of 220-nF to 10- μF for device biasing. TI recommends placing an additional 100-nF capacitor in parallel with the device biasing capacitor for high frequency filtering. Both capacitors should be positioned as close to the device as possible. Low-ESR, ceramic surface-mount capacitors are recommended. Similarly, a bypass capacitor should also be placed between the V_{CC1} and GND1 pins. Given the small amount of current drawn by the logic circuitry within the input side of the UCC5390-Q1 device, this bypass capacitor has a minimum recommended value of 100 nF.

If only a single, primary-side power supply is available in an application, isolated power can be generated for the secondary side with the help of a transformer driver such as Texas Instruments' [SN6501](#) or [SN6505A](#). For such applications, detailed power supply design and transformer selection recommendations are available in [SN6501 Transformer Driver for Isolated Power Supplies data sheet](#) and [SN6505A Low-Noise 1-A Transformer Drivers for Isolated Power Supplies data sheet](#).

10 Layout

10.1 Layout Guidelines


Designers must pay close attention to PCB layout to achieve optimum performance for the UCC5390-Q1. Some key guidelines are:

- Component placement:
 - Low-ESR and low-ESL capacitors must be connected close to the device between the V_{CC1} and GND1 pins and between the V_{CC2} and V_{EE2} pins to bypass noise and to support high peak currents when turning on the external power transistor.
 - To avoid large negative transients on the V_{EE2} pins connected to the switch node, the parasitic inductances between the source of the top transistor and the source of the bottom transistor must be minimized.
- Grounding considerations:

- Limiting the high peak currents that charge and discharge the transistor gates to a minimal physical area is essential. This limitation decreases the loop inductance and minimizes noise on the gate terminals of the transistors. The gate driver must be placed as close as possible to the transistors.
- High-voltage considerations:
 - To ensure isolation performance between the primary and secondary side, avoid placing any PCB traces or copper below the driver device. A PCB cutout or groove is recommended in order to prevent contamination that may compromise the isolation performance.
- Thermal considerations:
 - A large amount of power may be dissipated by the UCC5390-Q1 if the driving voltage is high, the load is heavy, or the switching frequency is high (for more information, see [Section 8.2.2.3](#)). Proper PCB layout can help dissipate heat from the device to the PCB and minimize junction-to-board thermal impedance (θ_{JB}).
 - Increasing the PCB copper connecting to the V_{CC2} and V_{EE2} pins is recommended, with priority on maximizing the connection to V_{EE2} . However, the previously mentioned high-voltage PCB considerations must be maintained.
 - If the system has multiple layers, TI also recommends connecting the V_{CC2} and V_{EE2} pins to internal ground or power planes through multiple vias of adequate size. These vias should be located close to the IC pins to maximize thermal conductivity. However, keep in mind that no traces or coppers from different high voltage planes are overlapping.

10.2 Layout Example

Figure 10-1 shows a PCB layout example with the signals and key components labeled.



A. No PCB traces or copper are located between the primary and secondary side, which ensures isolation performance.

Figure 10-1. Layout Example

Figure 10-2 and Figure 10-3 show the top and bottom layer traces and copper.




Figure 10-2. Top-Layer Traces and Copper




Figure 10-3. Bottom-Layer Traces and Copper (Flipped)

Figure 10-4 shows the 3D layout of the top view of the PCB.




Figure 10-4. 3-D PCB View

10.3 PCB Material

Use standard FR-4 UL94V-0 printed circuit board. This PCB is preferred over cheaper alternatives because of lower dielectric losses at high frequencies, less moisture absorption, greater strength and stiffness, and the self-extinguishing flammability-characteristics.

Figure 10-5 shows the recommended layer stack.




Figure 10-5. Recommended Layer Stack

11 Device and Documentation Support

11.1 Device Support

11.1.1 Third-Party Products Disclaimer

TI'S PUBLICATION OF INFORMATION REGARDING THIRD-PARTY PRODUCTS OR SERVICES DOES NOT CONSTITUTE AN ENDORSEMENT REGARDING THE SUITABILITY OF SUCH PRODUCTS OR SERVICES OR A WARRANTY, REPRESENTATION OR ENDORSEMENT OF SUCH PRODUCTS OR SERVICES, EITHER ALONE OR IN COMBINATION WITH ANY TI PRODUCT OR SERVICE.

11.2 Documentation Support

11.2.1 Related Documentation

For related documentation see the following:

- Texas Instruments, [Digital Isolator Design Guide](#)
- Texas Instruments, [Isolation Glossary](#)
- Texas Instruments, [SN6501 Transformer Driver for Isolated Power Supplies data sheet](#)
- Texas Instruments, [SN6505A Low-Noise 1-A Transformer Drivers for Isolated Power Supplies data sheet](#)
- Texas Instruments, [UCC53x0xD Evaluation Module user's guide](#)

11.3 Certifications

UL Online Certifications Directory, ["FPPT2.E181974 Nonoptical Isolating Devices - Component" Certificate Number: 20170718-E181974](#),

11.4 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on [ti.com](#). Click on *Notifications* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

11.5 Support Resources

[TI E2E™ support forums](#) are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use](#).

11.6 Trademarks

TI E2E™ is a trademark of Texas Instruments.
All trademarks are the property of their respective owners.

11.7 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

11.8 Glossary

[TI Glossary](#) This glossary lists and explains terms, acronyms, and definitions.

12 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision A (November 2019) to Revision B (February 2024) Page

- Added Functional Safety bullets to Features..... 1
-

Changes from Revision * (June 2019) to Revision A (November 2019) Page

- Changed marketing status from Advance Information to Production Data. 1
-

13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

PACKAGING INFORMATION

Orderable part number	Status (1)	Material type (2)	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
UCC5390ECQDWVQ1	Obsolete	Production	SOIC (DWV) 8	-	-	Call TI	Call TI	-40 to 125	5390ECQ
UCC5390ECQDWVRQ1	Active	Production	SOIC (DWV) 8	1000 LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 125	5390ECQ
UCC5390ECQDWVRQ1.A	Active	Production	SOIC (DWV) 8	1000 LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 125	5390ECQ
UCC5390ECQDWVRQ1.B	Active	Production	SOIC (DWV) 8	1000 LARGE T&R	-	Call TI	Call TI	-40 to 125	

(1) **Status:** For more details on status, see our [product life cycle](#).

(2) **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

(3) **RoHS values:** Yes, No, RoHS Exempt. See the [TI RoHS Statement](#) for additional information and value definition.

(4) **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

(5) **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

(6) **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF UCC5390-Q1 :

- Catalog : [UCC5390](#)

NOTE: Qualified Version Definitions:

- Catalog - TI's standard catalog product

TAPE AND REEL INFORMATION

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE


*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
UCC5390ECQDWVRQ1	SOIC	DWV	8	1000	330.0	16.4	12.05	6.15	3.3	16.0	16.0	Q1

TAPE AND REEL BOX DIMENSIONS



*All dimensions are nominal


Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
UCC5390ECQDWVRQ1	SOIC	DWV	8	1000	350.0	350.0	43.0



DWV0008A

SOIC - 2.8 mm max height


SOIC




4218796/A 09/2013

NOTES:

- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm, per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm, per side.



LAND PATTERN EXAMPLE
9.1 mm NOMINAL CLEARANCE/CREEPAGE
SCALE:6X




SOLDER MASK DETAILS

4218796/A 09/2013

NOTES: (continued)

- 5. Publication IPC-7351 may have alternate designs.
- 6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SOLDER PASTE EXAMPLE
 BASED ON 0.125 mm THICK STENCIL
 SCALE:6X

4218796/A 09/2013

NOTES: (continued)

- 7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 8. Board assembly site may have different recommendations for stencil design.

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you fully indemnify TI and its representatives against any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](#), [TI's General Quality Guidelines](#), or other applicable terms available either on [ti.com](#) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products. Unless TI explicitly designates a product as custom or customer-specified, TI products are standard, catalog, general purpose devices.

TI objects to and rejects any additional or different terms you may propose.

Copyright © 2025, Texas Instruments Incorporated

Last updated 10/2025