Analog Engineer's Circuit

Op Amp LDO Circuit

Design Goals

Input	Output		Supply		
V_I	V_o	I_{out}	V_{cc}	V_{eemax}	V_{eemin}
–5.5V < V_{ee} < –4.5V	–3V	600mA	0V	–4.5V	–5.5V

Design Description

This design accurately steps down a voltage level and holds it stable at a fixed output voltage (low dropout regulator). The regulator takes a –4.5V to –5.5V input voltage and steps it down to a –3V rail that supplies current up to 600mA.



Design Notes

1. Use the op amp in a linear operating region. Verify that the inputs of the op amp do not exceed the common-mode range of the device. Linear output swing is usually specified under the A_{OL} test conditions.
2. The common-mode voltage is equal to the inverting input voltage, set by the TLV431 reference of –1.24V.
3. Using a high-gain BJT reduces the output current requirement for the op amp.
4. The majority of the power loss is $|V_{ee} – V_{out}| \times I_{out}$ and is dissipated in transistor T_1. A larger V_{ee} increases power loss and the temperature of T_1.
5. Other op amps can be used in place of the TLV9002, but can require adjustment of the feedback stabilization.
6. Positive feedback to the amplifier is used, because an inversion is performed by T_1.

Design Steps

The transfer function of the circuit is:

$$V_{out} = -1.24\text{V} \times \frac{R_1 + R_2}{R_2}$$

1. Based on the desired output voltage, in this case -3V, select a ratio of R_1 and R_2 that satisfies the above equation.

$$-3\text{V} = -1.24\text{V} \times \frac{R_1 + R_2}{R_2}$$

$$1.419 \times R_2 = R_1$$

Selecting standard resistors, select 1.02kΩ and 715Ω.

2. For sizing the output capacitance, the product of C_2 and R_{esr} must generate a zero below 10kHz to verify stability. The ESR zero is located at:

$$F_{z(ESR)} = \frac{1}{2\pi R_{esr} C_2} = \frac{1}{2\pi\left(1\Omega\right)\left(47 \times 10^{-6}{}_F\right)} = 3.38\text{kHz}$$

Design Results

DC Analysis Results



Vee Sweep



Output Current Sweep



Dropout Voltage

AC Analysis Results



Bode 60mA



Bode 600mA

Transient Analysis Results



Transient Response (100mA Step)

Design References

See the Analog Engineer's Circuit Cookbooks for TI's comprehensive circuit library.

AN-1482 LDO Regulator Stability Using Ceramic Output Capacitors

Space-Grade, 100-krad, –2.5V, Discrete Negative LDO Linear Regulator Circuit

For more information on many op amp topics including common-mode range, output swing, and bandwidth, please visit TI Precision Labs.

Spice Simulation File

Design Featured Devices

TLV9001	
V_{ss}	1.8V–5.5V
V_{inCM}	Rail-to-rail
V_{out}	Rail-to-rail
V_{os}	0.4mV
I_q	0.06mA
I_b	5pA
UGBW	1MHz
SR	2V/µs
Number of Channels	1
TLV9001	

Design Alternative Devices

Parametric Search	
V_{ss}	5V
V_{inCM}	Rail-to-rail
V_{out}	Rail-to-rail
UGBW	> 1MHz
SR	>2V/µs
Number of Channels	1
www.ti.com parametric search	

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS” AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI’s products are provided subject to TI’s Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI’s provision of these resources does not expand or otherwise alter TI’s applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265