Functional Safety Information

TPS7B84-Q1

Functional Safety FIT Rate, FMD and Pin FMA



Table of Contents

1 Overview	2
2 Functional Safety Failure In Time (FIT) Rates	
2.1 VSON Package	
2.2 SOT223 Package	
3 Failure Mode Distribution (FMD)	5
4 Pin Failure Mode Analysis (Pin FMA)	6
4.1 VSON Package	
4.2 SOT223 Package	
5 Revision History	

Trademarks

All trademarks are the property of their respective owners.

Overview www.ti.com

1 Overview

This document contains information for TPS7B84-Q1 (VSON and SOT223 package) to aid in a functional safety system design. Information provided are:

- Functional safety failure in time (FIT) rates of the semiconductor component estimated by the application of industry reliability standards
- Component failure modes and their distribution (FMD) based on the primary function of the device
- Pin failure mode analysis (pin FMA)

Figure 1-1 shows the device functional block diagram for reference.




Figure 1-1. Functional Block Diagram

TPS7B84-Q1 was developed using a quality-managed development process, but was not developed in accordance with the IEC 61508 or ISO 26262 standards.



2 Functional Safety Failure In Time (FIT) Rates

2.1 VSON Package

This section provides functional safety failure in time (FIT) rates for the VSON package of TPS7B84-Q1 based on two different industry-wide used reliability standards:

- Table 2-1 provides FIT rates based on IEC TR 62380 / ISO 26262 part 11
- Table 2-2 provides FIT rates based on the Siemens Norm SN 29500-2

Table 2-1. Component Failure Rates per IEC TR 62380 / ISO 26262 Part 11

FIT IEC TR 62380 / ISO 26262	FIT (Failures Per 10 ⁹ Hours)
Total component FIT rate	10
Die FIT rate	6
Package FIT rate	4

The failure rate and mission profile information in Table 2-1 comes from the reliability data handbook IEC TR 62380 / ISO 26262 part 11:

Mission profile: Motor control from table 11

Power dissipation: 500mW

Climate type: World-wide table 8

Package factor (lambda 3): Table 17b

Substrate material: FR4EOS FIT rate assumed: 0 FIT

Table 2-2. Component Failure Rates per Siemens Norm SN 29500-2

Table	Category	Reference FIT Rate	Reference Virtual T _J
5	CMOS, BICMOS ASICs analog and mixed ≤ 50 V supply	25 FIT	55°C

The reference FIT rate and reference virtual T_J (junction temperature) in Table 2-2 come from the Siemens Norm SN 29500-2 tables 1 through 5. Failure rates under operating conditions are calculated from the reference failure rate and virtual junction temperature using conversion information in SN 29500-2 section 4.



2.2 SOT223 Package

This section provides functional safety failure in time (FIT) rates for the SOT223 package of TPS7B84-Q1 based on two different industry-wide used reliability standards:

- Table 2-3 provides FIT rates based on IEC TR 62380 / ISO 26262 part 11
- Table 2-4 provides FIT rates based on the Siemens Norm SN 29500-2

Table 2-3. Component Failure Rates per IEC TR 62380 / ISO 26262 Part 11

FIT IEC TR 62380 / ISO 26262	FIT (Failures Per 10 ⁹ Hours)
Total component FIT rate	14
Die FIT rate	6
Package FIT rate	8

The failure rate and mission profile information in Table 2-3 comes from the reliability data handbook IEC TR 62380 / ISO 26262 part 11:

· Mission profile: Motor control from table 11

Power dissipation: 500mW
Climate type: World-wide table 8
Package factor (lambda 3): Table 17b

Substrate material: FR4EOS FIT rate assumed: 0 FIT

Table 2-4. Component Failure Rates per Siemens Norm SN 29500-2

Table	Category	Reference FIT Rate	Reference Virtual T _J
5	CMOS, BICMOS ASICs analog and mixed ≤ 50 V supply	25 FIT	55°C

The reference FIT rate and reference virtual T_J (junction temperature) in Table 2-4 come from the Siemens Norm SN 29500-2 tables 1 through 5. Failure rates under operating conditions are calculated from the reference failure rate and virtual junction temperature using conversion information in SN 29500-2 section 4.



3 Failure Mode Distribution (FMD)

The failure mode distribution estimation for TPS7B84-Q1 in Table 3-1 comes from the combination of common failure modes listed in standards such as IEC 61508 and ISO 26262, the ratio of sub-circuit function size and complexity, and from best engineering judgment.

The failure modes listed in this section reflect random failure events and do not include failures due to misuse or overstress.

Table 3-1. Die Failure Modes and Distribution

Die Failure Modes	Failure Mode Distribution (%)
V _{OUT} high (following V _{IN})	15
V _{OUT} not in specification - voltage or timing	60
V _{OUT} low (no output)	25



4 Pin Failure Mode Analysis (Pin FMA)

This section provides a failure mode analysis (FMA) for the pins of the TPS7B84-Q1 (VSON and SOT223 packages). The failure modes covered in this document include the typical pin-by-pin failure scenarios:

- Pin short-circuited to ground (see Table 4-2 and Table 4-6)
- Pin open-circuited (see Table 4-3 and Table 4-7)
- Pin short-circuited to an adjacent pin (see Table 4-4 and Table 4-8)
- Pin short-circuited to supply (see Table 4-5 and Table 4-9)

Table 4-2 through Table 4-9 also indicate how these pin conditions can affect the device as per the failure effects classification in Table 4-1.

Table 4-1. TI Classification of Failure Effects

Class	Failure Effects
А	Potential device damage that affects functionality.
В	No device damage, but loss of functionality.
С	No device damage, but performance degradation.
D	No device damage, no impact to functionality or performance.

Following are the assumptions of use and the device configuration assumed for the pin FMA in this section:

- Device contains the 8-Pin VSON or the 4-Pin SOT-223 pin configurations.
- Device operates at free-air temperatures between -40°C and 150°C.
- Device operates at an input voltage less than 40V and output current less than 150mA.
- Device operates according to all recommended operating conditions and does not exceed the absolute maximum ratings.



4.1 VSON Package

Figure 4-1 shows the TPS7B84-Q1 pin diagram for the VSON package. For a detailed description of the device pins refer to the *Pin Configuration and Functions* section in the TPS7B84-Q1 data sheet.




Figure 4-1. Pin Diagram (VSON Package)

Table 4-2. Pin FMA for Device Pins Short-Circuited to Ground

Pin Name	Pin No.	Description of Potential Failure Effects	Failure Effect Class
OUT	1	Regulation is not possible, the device operates at current limit. The device can cycle in and out of thermal shutdown.	В
NC, FB	2	(Fixed) No effect. Normal operation.	D
NO, FB	2	(Adjustable) The device operates as a switch in dropout mode. The output tracks V_{IN} - V_{DO} .	В
NC	3, 4, 6	No effect. Normal operation.	D
GND	5	No effect. Normal operation.	D
EN	7	The device is disabled, resulting in no output voltage.	В
IN	8	Power is not supplied to the device.	В

Table 4-3. Pin FMA for Device Pins Open-Circuited

Pin Name	Pin No.	Description of Potential Failure Effects	Failure Effect Class
OUT	1	The device output is disconnected from the load.	В
		(Fixed) No effect. Normal operation.	D
NC, FB	2	(Adjustable) The device state is unknown. If the device is on, the output voltage is indeterminate.	В
NC	3, 4, 6	No effect. Normal operation.	D
GND	5	There is no current loop for the supply voltage. The device does not regulate and is at risk of exceeding absolute maximum conditions.	Α
EN	7	Device not turning on is possible.	В
IN	8	Power is not supplied to the device.	В



Table 4-4. Pin FMA for Device Pins Short-Circuited to Adjacent Pin

Pin Name	Pin No.	Shorted to ⁽¹⁾	Description of Potential Failure Effects	Failure Effect Class
			(Fixed) No effect. Normal operation.	D
OUT	1	NC, FB	(Adjustable) Normal operation if using the device in unity gain.	D
001	I NC, I B	(Adjustable) If not using the device in unity gain, connecting OUT to FB results in a low output voltage.	В	
NC, FB	2	NC	No effect. Normal operation.	D
NC	3	NC	No effect. Normal operation.	D
GND	5	NC	No effect. Normal operation	D
NC	6	EN	No effect. Normal operation.	D
EN	7	IN	The device remains on. Regulation is possible.	С

(1) In the event of a $10k\Omega$ short between adjacent pins, there is no change in the potential failure effect or class.

Table 4-5. Pin FMA for Device Pins Short-Circuited to Supply

Pin Name	Pin No.	Description of Potential Failure Effects	Failure Effect Class
OUT	1	Regulation is not possible. $V_{OUT} = V_{IN}$. If V_{IN} exceeds 20V, damage is possible.	Α
NC, FB	2	(Fixed) No effect. Normal operation.	D
NC, FB	2	(Adjustable) The device having no output voltage is possible.	В
NC	3, 4, 6	No effect. Normal operation.	D
GND	5	Power is not supplied to the device.	В
EN	7	The device remains on. Regulation is possible.	С
IN	8	No effect. Normal operation.	D



4.2 SOT223 Package

Figure 4-2 shows the TPS7B84-Q1 pin diagram for the SOT223 package. For a detailed description of the device pins refer to the *Pin Configuration and Functions* section in the TPS7B84-Q1 data sheet.




Figure 4-2. Pin Diagram (SOT223 Package)

Table 4-6. Pin FMA for Device Pins Short-Circuited to Ground

Pin Name	Pin No.	Description of Potential Failure Effects	Failure Effect Class
IN	1	Power is not supplied to device.	В
EN	2	The device is disabled, resulting is no output voltage.	В
OUT	3	Regulation is not possible, the device operates at current limit. The device can cycle in and out of thermal shutdown.	В
GND	4	No effect. Normal operation.	D

Table 4-7. Pin FMA for Device Pins Open-Circuited

Pin Name	Pin No.	Description of Potential Failure Effects	
IN	1	Power is not supplied to the device	В
EN	2	The device not turning on is possible.	В
OUT	3	The device output is disconnected from the load.	В
GND	4	There is no current loop for the supply voltage. The device does not regulate and is at risk of exceeding absolute maximum conditions.	А

Table 4-8. Pin FMA for Device Pins Short-Circuited to Adjacent Pin

Pin Name	Pin No.	Shorted to ⁽¹⁾	Description of Potential Failure Effects	Failure Effect Class
IN	1	EN	The device remains on. Regulation is possible.	С
EN	2	OUT	The device state is unknown. The device not turning on is possible.	В

(1) In the event of a $10k\Omega$ short between adjacent pins, there is no change in the potential failure effects or class.

Table 4-9. Pin FMA for Device Pins Short-Circuited to Supply

Pin Name	Pin No.	Description of Potential Failure Effects	
IN	1	No effect. Normal operation.	D
EN	2	The device remains on. Regulation is possible.	С
OUT	3	Regulation is not possible. $V_{OUT} = V_{IN}$. If V_{IN} exceeds 20V, damage is possible.	А
GND	4	Power is not supplied to the device.	В

Revision History www.ti.com

5 Revision History

C	hanges from Revision * (June 2020) to Revision A (August 2024)	Page
•	Added the Pin Failure Mode Analysis (Pin FMA) section and information	6

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated