Functional Safety Information

LM5126A-Q1 and LM51261A-Q1 Functional Safety FIT Rate, FMD and Pin FMA



Table of Contents

Trademarks

All trademarks are the property of their respective owners.

INSTRUMENTS Overview www.ti.com

1 Overview

This document contains information for the LM5126A-Q1 and LM51261A-Q1 (VQFN package) to aid in a functional safety system design. Information provided are:

- Functional safety failure in time (FIT) rates of the semiconductor component estimated by the application of industry reliability standards
- Component failure modes and distribution (FMD) based on the primary function of the device
- Pin failure mode analysis (pin FMA)

Figure 1-1 and Figure 1-2 show the device functional block diagram for reference.




Figure 1-1. LM5126A-Q1 Functional Block Diagram

www.ti.com Overview




Figure 1-2. LM51261A-Q1 Functional Block Diagram

The LM5126A-Q1 and LM51261A-Q1 were developed using a quality-managed development process, but were not developed in accordance with the IEC 61508 or ISO 26262 standards.



2 Functional Safety Failure In Time (FIT) Rates

2.1 VQFN Package

This section provides functional safety failure in time (FIT) rates for the VQFN package of the LM5126A-Q1 and LM51261A-Q1 based on two different industry-wide used reliability standards:

- Table 2-1 provides FIT rates based on IEC TR 62380 / ISO 26262 part 11
- Table 2-2 provides FIT rates based on the Siemens Norm SN 29500-2

Table 2-1. Component Failure Rates per IEC TR 62380 / ISO 26262 Part 11

FIT IEC TR 62380 / ISO 26262	FIT (Failures Per 10 ⁹ Hours)
Total component FIT rate	21
Die FIT rate	4
Package FIT rate	17

The failure rate and mission profile information in Table 2-1 comes from the reliability data handbook IEC TR 62380 / ISO 26262 part 11:

- Mission profile: Motor control from table 11 or figure 16
- · Power dissipation: 500mW
- Climate type: World-wide table 8 or figure 13
- Package factor (lambda 3): From table 17b or figure 15
- Substrate material: FR4
- · EOS FIT rate assumed: 0 FIT

Table 2-2. Component Failure Rates per Siemens Norm SN 29500-2

Table	Category	Reference FIT Rate	Reference Virtual T _J
5	CMOS, BICMOS ASICs analog and mixed HV >50V supply	N/A	75°C

The reference FIT rate and reference virtual T_J (junction temperature) in Table 2-2 come from the Siemens Norm SN 29500-2 tables 1 through 5. Failure rates under operating conditions are calculated from the reference failure rate and virtual junction temperature using conversion information in SN 29500-2 section 4.



3 Failure Mode Distribution (FMD)

The failure mode distribution estimation for the LM5126A-Q1 and LM51261A-Q1 in Table 3-1 comes from the combination of common failure modes listed in standards such as IEC 61508 and ISO 26262, the ratio of sub-circuit function size and complexity, and from best engineering judgment.

The failure modes listed in this section reflect random failure events and do not include failures resulting from misuse or overstress.

Table 3-1. Die Failure Modes and Distribution

Taxio o 11 Dio 1 anato modo ana Diotribation					
Die Failure Modes	Failure Mode Distribution (%)				
HO gate driver is stuck on	5				
LO gate driver is stuck on	5				
HO gate driver is stuck off	15				
LO gate driver is stuck off	15				
HO gate driver is Hi-Z	5				
LO gate driver is Hi-Z	5				
VCC LDO output voltage is out of specification	20				
V _{OUT} voltage is out of specification	35				
PGOOD/nFAULT false or fails to trip	10				
Digital control malfunctions, or electrical parameters are out of specification	10				



4 Pin Failure Mode Analysis (Pin FMA)

This section provides a failure mode analysis (FMA) for the pins of the LM5126A-Q1 and LM51261A-Q1 (VQFN package). The failure modes covered in this document include the typical pin-by-pin failure scenarios:

- Pin short-circuited to ground (see Table 4-2 and Table 4-6)
- Pin open-circuited (see Table 4-3 and Table 4-7)
- Pin short-circuited to an adjacent pin (see Table 4-4 and Table 4-8)
- Pin short-circuited to V_I (see Table 4-5 and Table 4-9)

Table 4-2 through Table 4-9 also indicate how these pin conditions can affect the device as per the failure effects classification in Table 4-1.

Table 4-1. IT Classification of Failure Lifects			
Class	Failure Effects		
A	Potential device damage that affects functionality.		
В	No device damage, but loss of functionality.		
С	No device damage, but performance degradation.		
D	No device damage, no impact to functionality or performance.		

Table 4-1. TI Classification of Failure Effects

Following are the assumptions of use and the device configuration assumed for the pin FMA in this section:

- The device is used within the *Recommended Operation Conditions* and the *Absolute Maximum Ratings* found in the LM5126A-Q1 and LM51261A-Q1 data sheets.
- For the analysis, the typical application is used as shown in the *Typical Application* section of the LM5126A-Q1 and LM51261A-Q1 datasheets.
- V_I = 12V
- V_{OUT} = 24V

4.1 LM5126A-Q1 (VQFN) Package

Figure 4-1 shows the LM5126A-Q1 pin diagram for the VQFN package. For a detailed description of the device pins, see the *Pin Configuration and Functions* section in the LM5126A-Q1 datasheet.




Figure 4-1. Pin Diagram (VQFN Package)



Table 4-2. Pin FMA for Device Pins Short-Circuited to Ground

Pin Name	Pin No.	Description of Potential Failure Effects	Failure Effect Class
DIV	1	The average input-current loop is not activated when the average input-current loop feature is	В
DLY	1	used.	D
SS	2	The device does not start; no switching.	В
COMP	3	V _{OUT} is out of regulation; not switching.	В
AGND	4	There is no effect on the device.	D
CSN	5	Damage to the device is possible if the differential voltage exceeds the absolute maximum rating of 0.3V.	А
CSP	6	Damage to the device is possible if the differential voltage exceeds the absolute maximum rating of 0.3V.	А
VOUT	7	Damage to the external components is possible. The device potentially goes into a latch state or does not start.	В
НО	8	Damage to the high-side driver is possible when the device starts switching.	Α
НВ	9	Damage to the device is possible when BOOT charging starts.	Α
SW	10	No energy is transferred from the input to the output.	В
LO	11	Damage to the low-side driver is possible when the device starts switching.	Α
VCC	12	There is a loss of VCC regulation; no switching.	В
PGND	13	There is no effect on the device.	D
NC	14	There is no effect on the device.	D
NC	15	There is no effect on the device.	D
NC	16	There is no effect on the device.	D
NC	17	There is no effect on the device.	D
BIAS	18	The device is not powered, and therefore, not functional.	В
UVLO/EN	19	The device is disabled.	В
NC	20	There is no effect on the device.	D
NC	21	There is no effect on the device.	D
RT	22	The device goes to the maximum switching frequency of >2.2MHz.	С
GND	23	There is no effect on the device.	A D
SYNCIN	24	Clock synchronization is disabled; the device uses the internal clock.	С
CFG2	25	Level 1 of the CFG2 pin is forced.	C
CFG1	26	Level 1 of the CFG1 pin is forced.	C
CFG0	27	Level 1 of the CFG0 pin is forced.	C
PGOOD	28	The voltage of the output is correct, but there is a loss of functionality at the PGOOD pin.	В
1 0000	20	Diode emulation mode is activated. There is no effect if the device is configured for diode	С
MODE	29	emulation mode (MODE = GND).	D
GND	30	There is no effect on the device.	D
ILIM/IMON	31	The average input-current loop is not activated; current monitoring does not work.	В
ATRK/DTRK	32	There is no output voltage regulation. The device enters BYPASS mode after the soft start completes.	В

Table 4-3. Pin FMA for Device Pins Open-Circuited

Pin Name	Pin No.	Description of Potential Failure Effects	
DLY 1	Delayed programming does not work if the delay pin function is used.	В	
	'	Bolayed programming does not work if the delay pin function is used.	D
SS	2	There is a short soft-start time.	
COMP	3	The device is potentially unstable.	В



Table 4-3. Pin FMA for Device Pins Open-Circuited (continued)

Pin Name	Pin No.	Description of Potential Failure Effects	Failure Effect Class
AGND	4	Damage to the device is possible.	Α
CSN	5	There is a loss of the current sense signal. Peak-current limit does not work.	В
CSP	6	re is a loss of the current sense signal. Peak-current limit does not work.	
VOUT	7	The internal feedback voltage for the regulation loop is pulled to GND; V _{OUT} reaches OVP _{max} .	В
НО	8	There is a loss of the high-side driver.	В
НВ	9	There is a loss of boot voltage, and hence, a loss of the high-side driver.	В
SW	10	There is a loss of the high-side driver.	В
LO	11	The low-side MOSFET does not switch.	В
VCC	12	The VCC pin is not stable enough to sustain normal operation.	В
PGND	13	Damage to the device is possible.	Α
NC	14	There is no effect on the device.	D
NC	15	There is no effect on the device.	D
NC	16	There is no effect on the device.	D
NC	17	There is no effect on the device.	D
BIAS	18	The device is not powered, and therefore, the device is not functional.	В
UVLO/EN	19	The device is disabled.	В
NC	20	There is no effect on the device.	D
NC	21	There is no effect on the device.	D
RT	22	The minimum frequency is set.	С
GND	23	There is no effect on the device.	D
SYNCIN	24	Clock synchronization does not work; the device uses the internal clock.	С
CFG2	25	Level 16 of the CFG2 pin is forced.	С
CFG1	26	Level 16 of the CFG1 pin is forced.	С
CFG0	27	Level 16 of the CFG0 pin is forced.	С
PGOOD	28	The output voltage is correct, but there is a loss of functionality at the PGOOD pin.	В
MODE	29	There is no effect if DEM mode is active, otherwise, DEM mode is activated.	D C
GND	30	There is no effect on the device.	D
ILIM/IMON	31	The device operates in an average input-current limit loop operation; V_{OUT} drops, and therefore, V_{OUT} is out of regulation.	В
ATRK/DTRK	32	The device goes to OVP _{max} .	В



Table 4-4. Pin FMA for Device Pins Short-Circuited to Adjacent Pin

Pin Name	Pin No.	Shorted to	Description of Potential Failure Effects	Failure Effect Class
DLY	1	SS	There is a loss of the delay function; the average input-current loop does not function as intended.	В
SS	2	COMP	The device operates in peak-current limit and the output voltage rises to OVP _{max} .	В
COMP	3	AGND	The V _{OUT} regulation loop does not function, the internal supply potentially collapses.	В
AGND	4	CSN	Damage to the device is possible if the differential voltage exceeds the absolute maximum rating of 0.3V.	Α
CSN	5	CSP	There is a loss of current sense information. The circuit is potentially unstable.	В
CSP	6	VOUT	The output is shorted to the input supply. There is no output regulation.	В
VOUT	7	НО	Damage to the device is possible as the HO pin exceeds the absolute maximum voltage rating to switch.	Α
НО	8	НВ	Damage to the device is possible when switching starts.	Α
НВ	9	SW	There is a loss of the high-side driver.	В
SW	10	LO	Damage to the device is possible as the absolute maximum rating is exceeded at the LO pin.	Α
LO	11	VCC	The LO pin does not switch. Damage to the device is possible when switching starts.	А
VCC	12	PGND	There is no VCC rail; no switching.	В
PGND	13	NC	There is no effect on the device.	D
NC	14	NC	There is no effect on the device.	D
NC	15	NC	There is no effect on the device.	D
NC	16	NC	There is no effect on the device.	D
NC	17	BIAS	There is no effect on the device.	D
BIAS	18	UVLO/EN	There is a loss of the UVLO function; the device is always enabled.	В
UVLO/EN	19	NC	There is no effect on the device.	D
NC	20	NC	There is no effect on the device.	D
NC	21	RT	There is no effect on the device.	D
RT	22	GND	The device operates at the maximum switching frequency.	С
GND	23	SYNCIN	There is a loss of the frequency synchronization function; switching frequency is unstable.	В
SYNCIN	24	CFG2	There is a loss of the frequency synchronization function or Configuration 2 is incorrect (or both—loss of function and incorrect configuration).	В
CFG2	25	CFG1	Configuration 1 or Configuration 2 (or both) are incorrect for the device.	В
CFG1	26	CFG0	Configuration 1 or Configuration 2 (or both) are incorrect for the device.	В
CFG0	27	PGOOD	The device loses the function of Configuration 0.	В
PGOOD	28	MODE	The MODE function of the device is effected. The device potentially functions in an operation mode that is incorrect based on the PGOOD output.	С
MODE	29	GND	DEM operation MODE is selected. No effect when DEM is set as default.	B D
GND	30	ILIM/IMON	The function of the ILIM/IMON pin is lost.	В
ILIM/IMON	31	ATRK/DTRK	The voltage of the output is not regulated to target the intended value, and the function of the IMON/ILIM pin is lost.	В
ATRK/DTRK	32	DLY	The voltage of the output is not regulated to target the intended value. The average input-current limit does not work as intended.	В



Table 4-5. Pin FMA for Device Pins Short-Circuited to V_I

Pin Name	Pin No.	Description of Potential Failure Effects	Failure Effect Class
DLY	1	Damage to the device is possible; exceeds the absolute maximum voltage rating.	Α
SS	2	Damage to the device is possible; exceeds the absolute maximum voltage rating.	Α
COMP	3	Damage to the device is possible; exceeds the absolute maximum voltage rating.	Α
AGND	4	Damage to the device is possible; exceeds the absolute maximum voltage rating.	Α
CSN	5	There is a loss of the current sense signal. The circuit is potentially unstable.	В
CSP	6	The device operates as normal.	D
VOUT	7	There is a loss of V _{OUT} regulation as the output voltage is forced to V _I .	В
НО	8	Damage to the device is possible as the HO pin potentially exceeds the absolute maximum voltage ratings at the pin locations of HO to SW.	Α
НВ	9	Damage to the device is possible as the HB pin exceeds the absolute maximum voltage ratings at the pin locations of HB to SW.	Α
SW	10	Energy is not transferred from input to output.	В
LO	11	Damage to the device is possible; exceeds the absolute maximum voltage rating.	Α
VCC	12	Damage to the device is possible; exceeds the absolute maximum voltage rating.	Α
PGND	13	Damage to the device is possible.	Α
NC	14	There is no effect on the device.	D
NC	15	There is no effect on the device.	D
NC	16	There is no effect on the device.	D
NC	17	There is no effect on the device.	D
BIAS	18	The device operates as normal.	D
UVLO/EN	19	There is no UVLO functionality, the device is enabled or disabled with V _I .	В
NC	20	There is no effect on the device.	D
NC	21	There is no effect on the device.	D
RT	22	Damage to the device is possible; exceeds the absolute maximum voltage rating.	Α
GND	23	Damage to the device is possible; exceeds the absolute maximum voltage rating.	Α
SYNCIN	24	Damage to the device is possible; exceeds the absolute maximum voltage rating.	Α
CFG2	25	Damage to the device is possible; exceeds the absolute maximum voltage rating.	Α
CFG1	26	Damage to the device is possible; exceeds the absolute maximum voltage rating.	Α
CFG0	27	Damage to the device is possible; exceeds the absolute maximum voltage rating.	Α
PGOOD	28	Damage to the device is possible; exceeds the absolute maximum voltage rating.	Α
MODE	29	Damage to the device is possible; exceeds the absolute maximum voltage rating.	Α
GND	30	Damage to the device is possible; exceeds the absolute maximum voltage rating.	Α
ILIM/IMON	31	Damage to the device is possible; exceeds the absolute maximum voltage rating.	Α
ATRK/DTRK	32	Damage to the device is possible; exceeds the absolute maximum voltage rating.	Α



4.2 LM51261A-Q1 (VQFN) Package

Figure 4-2 shows the LM51261A-Q1 pin diagram for the VQFN package. For a detailed description of the device pins, see the *Pin Configuration and Functions* section in the LM51261A-Q1 datasheet.




Figure 4-2. Pin Diagram (VQFN Package)



Table 4-6. Pin FMA for Device Pins Short-Circuited to Ground

Pin Name	Pin No.	Description of Potential Failure Effects	Failure Effect Class
DLY	1	The average input-current loop is not activated when the average input-current loop feature is	В
	·	used.	D
SS	2	The device does not start; no switching.	В
COMP	3	V _{OUT} is out of regulation; not switching.	В
AGND	4	There is no effect on the device.	D
CSN	5	Damage to the device is possible if the differential voltage exceeds the absolute maximum rating of 0.3V.	Α
CSP	6	Damage to the device is possible if the differential voltage exceeds the absolute maximum rating of 0.3V.	А
VOUT	7	Damage to the external components is possible. The device potentially goes into a latch state or does not start.	В
НО	8	Damage to the high-side driver is possible when the device starts switching.	Α
НВ	9	Damage to the device is possible when BOOT charging starts.	Α
SW	10	No energy is transferred from the input to the output.	В
LO	11	Damage to the low-side driver is possible when the device starts switching.	Α
VCC	12	There is a loss of VCC regulation; no switching.	В
PGND	13	There is no effect on the device.	D
NC	14	There is no effect on the device.	D
NC	15	There is no effect on the device.	D
NC	16	There is no effect on the device.	D
NC	17	There is no effect on the device.	D
BIAS	18	The device is not powered, and therefore, the device is not functional.	В
UVLO/EN	19	The device is disabled.	В
NC	20	There is no effect on the device.	D
NC	21	There is no effect on the device.	D
RT	22	The device goes to the maximum switching frequency of >2.2MHz.	С
GND	23	There is no effect on the device.	A
OVALOIN	0.4		D
SYNCIN	24	Clock synchronization is disabled; the device uses the internal clock.	С
SDA	25	I2C communication does not work.	В
SCL	26	I2C communication does not work.	В
CFG	27	Level 1 of the CFG pin is forced.	С
nFAULT	28	The voltage of the output is correct, but there is a loss of functionality at the nFAULT pin.	В
MODE	29	Diode emulation mode is activated. There is no effect if the device is configured for diode emulation mode (MODE = GND).	C D
GND	30	There is no effect on the device.	D
ILIM/IMON	31	The average input-current loop is not activated; current monitoring does not work.	В
ATRK/DTRK	32	There is no output voltage regulation. The device enters BYPASS mode after the soft start completes.	В

Table 4-7. Pin FMA for Device Pins Open-Circuited

Pin Name	Pin No.	Description of Potential Failure Effects	
DLY	1	Delayed programming does not work if the delay pin function is used.	В
			D
SS	2	here is a short soft-start time.	
COMP	3	The device is potentially unstable.	В



Table 4-7. Pin FMA for Device Pins Open-Circuited (continued)

Pin Name Pin No.		Description of Potential Failure Effects		
AGND	4	Damage to the device is possible.		
CSN	5	There is a loss of the current sense signal. Peak-current limit does not work.		
CSP	6	There is a loss of the current sense signal. Peak-current limit does not work.	В	
VOUT	7	The internal feedback voltage for the regulation loop is pulled to GND; V _{OUT} reaches OVP _{max} .	В	
НО	8	There is a loss of the high-side driver.	В	
НВ	9	There is a loss of boot voltage, and hence, a loss of the high-side driver.	В	
SW	10	There is a loss of the high-side driver.	В	
LO	11	The low-side MOSFET does not switch.	В	
VCC	12	The VCC pin is not stable enough to sustain normal operation.	В	
PGND	13	The device is potentially damaged.	Α	
NC	14	There is no effect on the device.	D	
NC	15	There is no effect on the device.	D	
NC	16	There is no effect on the device.	D	
NC	17	There is no effect on the device.	D	
BIAS	18	The device is not powered, and therefore, the device is not functional.	В	
UVLO/EN	19	The device is disabled.	В	
NC	20	There is no effect on the device.	D	
NC	21	There is no effect on the device.		
RT	22	The minimum frequency is set.	С	
GND	23	There is no effect on the device.	D	
SYNCIN	24	Clock synchronization does not work; the device uses the internal clock.	С	
SDA	25	I2C communication does not work.	В	
SCL	26	I2C communication does not work.	В	
CFG	27	Level 16 of the CFG pin is forced.	С	
PGOOD	28	The output voltage is correct, but there is a loss of functionality at the PGOOD pin.		
MODE	29	There is no effect if DEM mode is active, otherwise, DEM mode is activated.		
GND	30	There is no effect on the device.	D	
ILIM/IMON	31	The device operates in an average input-current limit loop operation; V_{OUT} drops, and therefore, V_{OUT} is out of regulation.		
ATRK/DTRK	32	The device goes to OVP _{max} .	В	



Table 4-8. Pin FMA for Device Pins Short-Circuited to Adjacent Pin

Table 4-8. Pin FMA for Device Pins Short-Circuited to Adjacent Pin				
Pin Name	Pin No.	Shorted to	Description of Potential Failure Effects	Effect Class
DLY	1	SS	There is a loss of the delay function; the average input-current loop does not function as intended.	
SS	2	COMP	The device operates in peak-current limit and the output voltage rises to OVP _{max} .	
COMP	3	AGND	The V _{OUT} regulation loop does not function, the internal supply potentially collapses.	В
AGND	4	CSN	Damage to the device is possible if the differential voltage exceeds the absolute maximum rating of 0.3V.	Α
CSN	5	CSP	There is a loss of current sense information. The circuit is potentially unstable.	В
CSP	6	VOUT	The output is shorted to the input supply. There is no output regulation.	В
VOUT	7	НО	Damage to the device is possible as the HO pin exceeds the absolute maximum voltage rating to switch.	Α
НО	8	НВ	Damage to the device is possible when switching starts.	Α
НВ	9	SW	There is a loss of the high-side driver.	В
SW	10	LO	Damage to the device is possible as the absolute maximum rating is exceeded at the LO pin.	Α
LO	11	VCC	The LO pin does not switch. Damage to the device is possible when switching starts.	Α
VCC	12	PGND	There is no VCC rail; no switching.	В
PGND	13	NC	There is no effect on the device.	D
NC	14	NC	There is no effect on the device.	D
NC	15	NC	There is no effect on the device.	D
NC	16	NC	There is no effect on the device.	D
NC	17	BIAS	There is no effect on the device.	
BIAS	18	UVLO/EN	There is a loss of the UVLO function; the device is always enabled.	
UVLO/EN	19	NC	There is no effect on the device.	
NC NC	20	NC	There is no effect on the device.	D D
NC NC	21	RT	There is no effect on the device.	
RT	22	GND	The device operates at the maximum switching frequency.	
GND	23	SYNCIN	There is a loss of the frequency synchronization function; switching frequency	В
GND	23	STNCIN	is unstable.	ь
SYNCIN	24	SDA	I2C communication does not work when an external clock is used or the SYNCIN pin is connected to GND. I2C operates normally when the SYNCIN pin is left floating. The device potentially synchronizes to the SDA signal when clock synchronization is enabled. There is a loss of the frequency synchronization function.	
SDA	25	SCL	I2C communication does not work.	В
SCL	26	CFG	I2C communication does not work for the device if the resistance of the CFG pin is strong enough to pull down the I2C clock. The device configuration for the CFG pin is incorrect.	
CFG	27	nFAULT	The device loses the function of the configuration.	
nFAULT	28	MODE	The MODE function of the device is effected. The device potentially functions in an operation mode that is incorrect based on the nFAULT output.	
MODE	29	GND	DEM operation MODE is selected. No effect when DEM is set as default.	B D
GND	30	ILIM/IMON	The function of the ILIM/IMON pin is lost.	В
			The voltage of the output is not regulated to target the intended value, and the	
ILIM/IMON	31	ATRK/DTRK	function of the IMON/ILIM pin is lost.	В

www.ti.com Revision History

Table 4-8. Pin FMA for Device Pins Short-Circuited to Adjacent Pin (continued)

Pin Name	Pin No.	Shorted to	Description of Potential Failure Effects	Failure Effect Class
ATRK/DTRK	32	DLY	The voltage of the output is not regulated to target the intended value. The average-input-current limit does not work as intended.	В

Table 4-9. Pin FMA for Device Pins Short-Circuited to V_I

Pin Name Pin No.		Description of Potential Failure Effects			
DLY	1	Damage to the device is possible; exceeds the absolute maximum voltage rating.			
SS	2	Damage to the device is possible; exceeds the absolute maximum voltage rating.			
COMP	3	Damage to the device is possible; exceeds the absolute maximum voltage rating.	Α		
AGND	4	Damage to the device is possible; exceeds the absolute maximum voltage rating.	Α		
CSN	5	There is a loss of the current sense signal. The circuit is potentially unstable.	В		
CSP	6	The device operates as normal.	D		
VOUT	7	There is a loss of V _{OUT} regulation as the output voltage is forced to V _I .	В		
НО	8	Damage to the device is possible as the HO pin potentially exceeds the absolute maximum voltage ratings at the pin locations of HO to SW.	А		
НВ	9	Damage to the device is possible as the HB pin exceeds the absolute maximum voltage ratings at the pin locations of HB to SW.	А		
SW	10	Energy is not transferred from input to output.	В		
LO	11	Damage to the device is possible; exceeds the absolute maximum voltage rating.	Α		
VCC	12	Damage to the device is possible; exceeds the absolute maximum voltage rating.	Α		
PGND	13	Damage to the device is possible.	Α		
NC	14	There is no effect on the device.	D		
NC	15	There is no effect on the device.	D		
NC	16	There is no effect on the device.	D		
NC	17	There is no effect on the device.	D		
BIAS	18	The device operates as normal.			
UVLO/EN	19	There is no UVLO functionality, the device is enabled or disabled with V _I .	В		
NC	20	There is no effect on the device.	D		
NC	21	There is no effect on the device.	D		
RT	22	Damage to the device is possible; exceeds the absolute maximum voltage rating.	Α		
GND	23	Damage to the device is possible; exceeds the absolute maximum voltage rating.	Α		
SYNCIN	24	Damage to the device is possible; exceeds the absolute maximum voltage rating.	Α		
SDA	25	Damage to the device is possible; exceeds the absolute maximum voltage rating.	Α		
SCL	26	Damage to the device is possible; exceeds the absolute maximum voltage rating.	Α		
CFG	27	Damage to the device is possible; exceeds the absolute maximum voltage rating.			
nFAULT	28	Damage to the device is possible; exceeds the absolute maximum voltage rating.			
MODE	29	Damage to the device is possible; exceeds the absolute maximum voltage rating.			
GND	30	Damage to the device is possible; exceeds the absolute maximum voltage rating.	Α		
ILIM/IMON	31	Damage to the device is possible; exceeds the absolute maximum voltage rating.	Α		
ATRK/DTRK	32	Damage to the device is possible; exceeds the absolute maximum voltage rating.	Α		

5 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.



Revision History www.ti.com

DATE	REVISION	NOTES
October 2025	*	Initial Release

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you fully indemnify TI and its representatives against any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale, TI's General Quality Guidelines, or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products. Unless TI explicitly designates a product as custom or customer-specified, TI products are standard, catalog, general purpose devices.

TI objects to and rejects any additional or different terms you may propose.

Copyright © 2025, Texas Instruments Incorporated

Last updated 10/2025