UC1825B-SP Total Ionizing Dose (TID) Radiation Report



ABSTRACT

This report discusses the results of the Total Ionizing Dose (TID) testing for the QML Class V certified Texas Instruments (TI) UC1825B-SP (596R876806VYC).

The study helps determine the TID effects under low dose rate (LDR) up to 100krad(Si). The results show that all samples are fully functional after being exposed up to 100krad(Si).

Table of Contents

1 Device Information	<mark>2</mark>
1.1 Product Description	2
1.2 Device Details.	
2 Total Dose Test Setup	3
2.1 Test Overview	3
2.2 Test Description and Facilities	3
2.3 Test Setup Details	3
2.4 Test Configuration and Conditions	4
3 TID Characterization Results	
3.1 Device Spec Table	6
4 Applicable and Reference Documents	7
4.1 Applicable Documents	
4.2 Reference Documents	7
B Revision History	7
List of Figures	
Figure 1-1. Device Used in Exposure	2
Figure 2-1. Bias Diagram Used in TID Exposure	4
List of Tables	
List of Tables	_
Table 1-1. Device and Exposure Details.	
Table 2-1. LDR = 10mrad (Si)/sec Device and Exposure Information	5
Table 3-1. UC1825B-SP Spec Table	6

Trademarks

All trademarks are the property of their respective owners.

Device Information www.ti.com

1 Device Information

1.1 Product Description

The UC1825B-SP is a high-speed PWM controller and designed to use in either current-mode or voltage-mode system. Particular care is given to minimizing propagation delays through the comparators and logic circuitry while maximizing bandwidth and slew rate of the error amplifier.

The UC1825B-SP features totem pole outputs designed to source and sink high peak currents from capacitive loads.

The UC1825B-SP operates from supply of 10V to 30V, with low start up current of 1.1mA. The devices are specified over the extended operating temperature range of –55°C to 125°C and are offered in a 16-pin CFP package.

1.2 Device Details

Table 1-1 lists the device information used in the initial TID LDR characterization.

TID LDR Details: Up to 100 krad(Si)				
TI Device Number	UC1825B-SP (5962R8768106VYC)			
Package	16-pin Ceramic Flatpack HKT			
Technology	Bipolar Process (JI)			
Quantity Tested	62			
Die Lot Number	8068289SHE			
A/T Lot Number / Date Code	8005223MMT / 1827B			
Lot Accept/Reject	Devices functional up to 100krad(Si)			
LDR Radiation Facility	RAD/Aeroflex in Colorado Springs, Colorado			
LDR Dose Level	3krad(Si), 10krad(Si), 30 krad(Si), 50krad(Si), 100krad(Si)			
LDR Dose Rate	0.01rad(Si)/s			
LDR Radiation Source	⁶⁰ Co gamma cell			
Irradiation Temperature	Ambient, room temperature			



Figure 1-1. Device Used in Exposure

www.ti.com Total Dose Test Setup

2 Total Dose Test Setup

2.1 Test Overview

The UC1825B-SP is tested according to MIL-STD-883J, Test Method 1019.9. For this testing, Condition D is used. For this test, the product is irradiated up to the rated radiation level and then put through full electrical parametric testing on the production Automated Test Equipment (ATE). The device is functional through the testing and passed all parametric tests (within guard bands) of the Standard Microcircuit Drawing (SMD) electrical specification limits.

2.2 Test Description and Facilities

The UC1825B-SP LDR exposure is performed on biased and unbiased devices in a⁶⁰Co gamma cell under a 10mrad(Si)/s exposure rate. The dose rate of the irradiator used in the exposure ranges from < 10mrad (Si)/s to a maximum of approximately 65rad(Si)/s, determined by the distance from the source. For the LDR (10mrad(Si)/s) exposure, the test box is positioned approximately 2m from the source. The exposure boards are housed in a lead-aluminum box (as specified in MIL-STD-883 TM 1019.9) to harden the gamma spectrum and minimize dose enhancement effects. The irradiator calibration is maintained by Logmire Laboratories using Thermoluminescence Dosimeters (TLDs) traceable to the National Institute of Standards and Technology (NIST) and the dosimetry is verified using TLDs prior to the radiation exposures. After exposure, the devices are returned to the TI Dallas facility for a full post radiation electrical evaluation using TI production Automated Test Equipment (ATE). ATE guard band test limits are set within SMD electrical limits to ensure a minimum Cpk and test error margin based on initial qualification and characterization data.

2.3 Test Setup Details

The devices under LDR exposure were tested in both biased and unbiased conditions as described in the following two sections.

2.3.1 Unbiased

For the unbiased LDR conditions, the exposure was performed with all pins grounded.

2.3.2 Biased

Figure 2-1 depicts the bias diagram used in biased LDR testing.

Total Dose Test Setup

INSTRUMENTS

www.ti.com




Figure 2-1. Bias Diagram Used in TID Exposure

2.4 Test Configuration and Conditions

A step-stress (3krad, 10krad, 30 krad, and 45krad) test method is used to determine the TID hardness level. That is, after a predetermined TID level is reached, an electrical test is performed on a given sample of parts to verify that the units are within specified SMD electrical test limits. MIL-STD-883, Test Method 1019.9, Condition D is used in this case. If this passes, then the wafer lot can be certified as an RHA wafer lot.

Table 2-1 lists the samples used during the RHA characterization.

www.ti.com Total Dose Test Setup

Table 2-1. LDR = 10mrad (Si)/sec Device and Exposure Information

TOTAL SAMPLES: 10 PER DOSE RATE (5 BIASED + 5 UNBIASED)						
WAFER 1 - UNIT NUMBER						
3krad (Si)	10krad (Si)	30krad (Si)	50krad (Si)	100krad (Si)		
Biased	Biased	Biased	Biased	Biased		
N/A	173, 176, 179, 180, 181	182, 183, 184, 185,186	187,192, 193, 195, 196	210, 211, 214, 220, 228		
3krad (Si)	10krad (Si)	30krad (Si)	50krad (Si)	100krad (Si)		
Unbiased	Unbiased	Unbiased	Unbiased	Unbiased		
42, 43, 47, 50, 53	54, 55, 56, 57, 58	61, 62, 63, 65, 67	69, 70, 72, 73, 74	86, 87, 89, 91, 92, 93, 95, 97, 99, 100, 102, 103, 104, 106, 108, 109, 153, 154, 155, 156, 157, 158		



3 TID Characterization Results

Devices are functional after being exposed to 100krad(Si). Full results are listed in Appendix A.

3.1 Device Spec Table

Table 3-1 lists the device data sheet along with the corresponding ATE test that accompanies it.

Table 3-1. UC1825B-SP Spec Table

PARAMETER	TEST CONDITION	SLUSDD5			TEST # OR NAME	
REFERENCE						
						1015.2VREF_15 V_1 mA
0	T.I. 05°0 IO 44	5.00	5.40	F 40		1015.3VREF_30 V_1 mA
Output voltage	TJ = 25°C, IO = 1mA	5.02	5.10	5.18	V	1015.4VREF_15 V_10 mA
						1015.5VREF_30 V_10 mA
Line regulation	10V < VCC < 30V		2	20	mV	1015.6VREF_Line_Reg
Load regulation	1mA < IO < 10mA		5	20	mV	1015.7VREF_Load_Reg
OSCILLATOR S	SECTION		·		1	
Initial appurage	T1 = 25°C	000	400	440	Id Ia	1020.1Osc_Freq @ 15 V
Initial accuracy	TJ = 25°C	360	400	440	kHz	1020.1Osc_Freq @ 30 V
ERROR AMPLI	FIER					
Input offset voltage				10	mV	1025.1Vio
SOFT_START					<u>'</u>	
Charge current	VSoftStart = 0.5V	3	9	20	μА	1040.1Charge Current
Discharge current	VSoftStart = 1 V	1			μА	1040.2Discharge Current
OUTPUT						
	IOUT = 20mA		.25	.40	V	1045.2VOL(OUTA) @ 20 mA
Low-level				.40	•	1045.4VOL(OUTB) @ 20 mA
output voltage	IOUT = 200mA		1.2	2.2	V	1045.3VOL(OUTA) @ 200 mA
					V	1045.5VOL(OUTB) @ 200 mA
	IOUT = -20mA	13.0	13.5		V	1045.8VOH(OUTB) @ 20 mA
High-level output voltage					V	1045.10VOH(OUTA) @ 20 mA
	IOUT = -200mA	12.0	13.0		V	1045.9VOH(OUTB) @ 200 mA
					•	1045.11VOH(OUTA) @ 200 mA
UNDER-VOLTA	GE LOCKOUT					
Start threshold		8.8	9.2	9.6	V	1010.5VV UVLO ON
UVLO hysteresis		0.4	0.8	1.2	V	1010.&UVLO Hysteresis
SUPPLY CURR	ENT SECTION					
Startup current	VCC = 8V		1.1	2.5	mA	1010.1ICC @ 8 V
ICC	VINV = VRamp = VILIM/SD = 0V, VNI = 1V		22	33	mA	1010.3ICC @ 15 V



4 Applicable and Reference Documents

4.1 Applicable Documents

Texas Instruments, Class-V, radiation hardened high-speed PWM controller data sheet

4.2 Reference Documents

Texas Instruments Total Ionizing Dose radiation (total dose) test procedure follows the standards put forth in MIL-STD-883 TM 1019. The document can be found at the DLA website.

5 Revision History

С	hanges from Revision * (March 2019) to Revision A (June 2024)	Page
•	Updated LDR = 100mrad to LDR 10mrad	4

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated