

# KeyStone Architecture Power Sleep Controller (PSC)

## User's Guide



Literature Number: SPRUGV4C  
November 2010–Revised September 2014

---



---



---

<b>Preface</b> .....	<b>4</b>
<b>1 Introduction</b> .....	<b>5</b>
1.1 Purpose of the Peripheral .....	6
1.2 Terminology Used in This Document .....	6
1.3 Features.....	6
<b>2 Architecture</b> .....	<b>7</b>
2.1 Power and Clock Domains .....	8
2.2 Power Domain and Module States Defined .....	8
2.2.1 Power Domain States .....	8
2.2.2 Module States .....	8
2.2.3 Local Reset .....	9
2.3 Executing State Transitions .....	9
2.3.1 Power Domain State Transitions .....	9
2.3.2 Module State Transitions .....	9
2.3.3 Concurrent Power Domain/Module State Transitions .....	10
2.3.4 Recommendations for Power Domain/Module Sequencing .....	10
2.4 Emulation Support in the PSC.....	10
<b>3 Registers</b> .....	<b>12</b>
3.1 Power and Sleep Controller (PSC) Register Map.....	13
3.2 Register Descriptions .....	13
3.2.1 Peripheral Identification Register (PID).....	13
3.2.2 Voltage Control Identification Register (VCNTLID) .....	14
3.2.3 Power Domain Transition Command Register (PTCMD) .....	15
3.2.4 Power Domain Transition Status Register (PTSTAT) .....	16
3.2.5 Power Domain Status Register (PDSTATx) .....	17
3.2.6 Power Domain Control Register (PDCTLx) .....	18
3.2.7 Module Status Register (MDSTATy).....	19
3.2.8 Module Control Register (MDCTLy) .....	20
<b>Revision History</b> .....	<b>21</b>

## List of Figures

3-1.	Peripheral Identification Register (PID).....	13
3-2.	Voltage Control Identification Register (VCNTLID) .....	14
3-3.	Power Domain Transition Command Register (PTCMD) .....	15
3-4.	Power Domain Transition Status Register (PTSTAT) .....	16
3-5.	Power Domain Status Register (PDSTATx) .....	17
3-6.	Power Domain Control Register (PDCTLx) .....	18
3-7.	Module Status Register (MDSTATy).....	19
3-8.	Module Control Register (MDCTLy) .....	20

## List of Tables

2-1.	Module States .....	8
3-1.	Peripheral Identification Register (PID) Details .....	13
3-2.	Voltage Control Identification Register (VCNTLID) Details .....	14
3-3.	Power Domain Transition Command Register (PTCMD) Details .....	15
3-4.	Power Domain Transition Status Register (PTSTAT) Details .....	16
3-5.	Power Domain Status Register (PDSTATx) Details .....	17
3-6.	Power Domain Control Register (PDCTLx) Details.....	18
3-7.	Module Status Register (MDSTATy) Details .....	19
3-8.	Module Control Register (MDCTLy) Details .....	20

## **Preface**

### **About This Manual**

This document describes the functionality, operational details, and programming information for the Power Sleep Controller (PSC) module in KeyStone architecture devices.

### **Notational Conventions**

This document uses the following conventions:

- Commands and keywords are in **boldface** font.
- Arguments for which you supply values are in *italic* font.
- Terminal sessions and information the system displays are in screen font.
- Information you must enter is in **boldface screen font**.
- Elements in square brackets ([ ]) are optional.

Notes use the following conventions:

---

**NOTE:** Means reader take note. Notes contain helpful suggestions or references to material not covered in the publication.

---

The information in a caution or a warning is provided for your protection. Please read each caution and warning carefully.

**CAUTION**

Indicates the possibility of service interruption if precautions are not taken.

**WARNING**

**Indicates the possibility of damage to equipment if precautions are not taken.**

### **Related Documentation from Texas Instruments**

<i>C66x CorePac User Guide</i>	<a href="#">SPRUGW0</a>
<i>C66x CPU and Instruction Set Reference Guide</i>	<a href="#">SPRUGH7</a>
<i>Hardware Design Guide for KeyStone Devices</i>	<a href="#">SPRABI2</a>

## ***Introduction***

---

---

---

---

**NOTE:** The information in this document should be used in conjunction with information in the device-specific Keystone Architecture data manual that applies to the part number of your device.

---

Topic	Page
<b>1.1 Purpose of the Peripheral .....</b>	<b>6</b>
<b>1.2 Terminology Used in This Document.....</b>	<b>6</b>
<b>1.3 Features .....</b>	<b>6</b>

## 1.1 Purpose of the Peripheral

The purpose of the Power Sleep Controller (PSC) is to reduce power when a module is not being utilized. The PSC is responsible for controlling device power by turning off unused power domains or gating off clocks to individual modules. The PSC provides the user with an interface to control several important power and clock operations. These operations are the focus of this document.

## 1.2 Terminology Used in This Document

Term	Definition
DSP	Digital Signal Processor
GPSC	Global Power/Sleep Controller; manages the LPSCs
LPSC	Local Power/Sleep Controller; one per module
PSC	Power/Sleep Controller, including one GPSC and multiple LPSCs

## 1.3 Features

The PSC includes the following features:

- Provides software interface to:
  - Control module power on/off
  - Control module clock on/off
  - Control C66x local resets
- Supports emulation features: power, clock, and reset

## Architecture

---

---

This chapter describes the architecture details of the Power/Sleep Controller.

Topic	Page
<b>2.1 Power and Clock Domains .....</b>	<b>8</b>
<b>2.2 Power Domain and Module States Defined.....</b>	<b>8</b>
<b>2.3 Executing State Transitions .....</b>	<b>9</b>
<b>2.4 Emulation Support in the PSC .....</b>	<b>10</b>

## 2.1 Power and Clock Domains

The KeyStone devices have several power domains to enable minimizing power dissipation for unused logic on the device. The Global Power/Sleep Controller (GPSC) is used to control the power gating of various power domains.

In addition, clock gating to each of the logic blocks is managed by the Local Power/Sleep Controllers (LPSCs) of each module. For modules with a dedicated clock or multiple clocks, the LPSC communicates with the PLL controller to enable and disable that module's clock(s) at the source. For modules that share a clock with other modules, the LPSC controls the clock gating.

Many modules reside in the AlwaysOn domain that always has power and clocks provided. These consist primarily of the infrastructure components that are responsible for the clock and reset control (PLL Controller and PSC), the switch fabric that connects all of the modules, and modules that do not need dynamic enable/disable because they do not consume a significant amount of power.

For power domain and clock domain assignments, refer to the data manual for your particular KeyStone device.

## 2.2 Power Domain and Module States Defined

The PSC module organizes modules into different power domains and into different modules (clock domains). Note that there is no relationship between a power domain and a module. These are completely separate entities and may be controlled separately.

### 2.2.1 Power Domain States

A power domain can be in only one of two states: ON or OFF, defined as follows:

- **ON:** Power to the power domain is on. Logic / memories are awake.
- **OFF:** Power to the power domain is off. Logic / memories are turned off.

The AlwaysOn power domain is always in the ON state when the device is powered on. The other power domains can be in either the ON or OFF state; i.e., the logic / memory for a specific module can remain powered down if it is not used.

### 2.2.2 Module States

A module can be in one of two states: Enable or SwRstDisable. As shown in [Table 2-1](#), these two states correspond to combinations of module reset asserted or de-asserted and module clock on or off. Note that module reset is defined to completely reset a given module, such that all hardware is put back into its default state.

**Table 2-1. Module States**

Module State	Module Reset	Module Clock
Enable	De-asserted	ON
SwRstDisable	Asserted	OFF

The module states are defined as follows:

- **Enable:** A module in the Enable state has its module reset de-asserted and its clock on. This is the normal run-time state for a given module.
- **SwRstDisable:** A module in the SwResetDisable state has its module reset asserted and its clock OFF.



### 2.2.3 Local Reset

In addition to module reset described in the previous section, the C66x core can be reset using a special local reset. When local reset is asserted, the internal memories (L1P, L1D, and L2) for the core are still accessible. The local reset resets only the corresponding C66x core, not the rest of the chip. Local reset is intended to be used by the watchdog timers to reset the C66x core in the event of an error. The procedures for asserting and de-asserting local reset are as follows (Y denotes the module domain number):

1. Set **MDCTL[Y].LRSTZ** to 0x0 to assert local reset.
2. Set **MDCTL[Y].LRSTZ** to 0x1 to de-assert local reset. The C66x core immediately executes program instructions after reset is de-asserted. Note that the boot sequence does not re-occur unless there is a device-level reset. Execution of code previously in L2 begins execution.

## 2.3 Executing State Transitions

This section describes how to execute state transitions for power domains and modules. Examples show how to enable only power domains, only modules, or a combination. Although the user has complete control of the sequencing, see [Section 2.3.4](#) for recommendations.

### 2.3.1 Power Domain State Transitions

This section describes the basic procedure for transitioning the state of a power domain.

---

**NOTE:** As mentioned previously, there are multiple power domains in the device. The AlwaysOn power domain is always in the ON state when the device is powered-on, and therefore it is not possible to transition this domain to the OFF state. Conversely, the other domains are in the OFF or ON state when the device is powered-on. Transitions between ON and OFF states need to follow the procedure below. Please refer to device specific data manual and peripheral user's guide for any other considerations especially while turning off the power domain.

---

The procedure for power domain state transitions follows (X denotes the power domain number, Y denotes the module domain number):

1. Wait for **PTSTAT.GOSTAT[X]** to clear to 0x0. Wait for any previously initiated transitions to finish before initiating a new transition.
2. Set **PDCTL[X].NEXT** for an ON (0x1) or OFF (0x0) transition. Note: When **PTCMD.GO[X]** is set to 0x1 in the next step, the **PDCTL[X].NEXT** field of this power domain and the **MDCTL[Y].NEXT** field of the module in this power domain are evaluated. Therefore, you may set the **MDCTL[Y].NEXT** field for multiple modules before executing this step.
3. Set **PTCMD.GO[X]** to 0x1 to initiate the state transition(s). The PSC turns on or off the logic / memory for that particular domain.
4. Wait for **PTSTAT.GOSTAT[X]** to clear to 0x0. The domain is safely in the new state only after **PTSTAT.GOSTAT[X]** is cleared to 0x0.

### 2.3.2 Module State Transitions

This section describes the procedure for transitioning the module state.

---

**NOTE:** The following procedure is applicable for all LPSC-controlled modules. To transition the module state, one must be aware of several system considerations. Transitions between Enable and Disable states need to follow the procedure below. Please refer to device specific data manual and peripheral user's guide for any other considerations especially while transitioning a module to Disable state. Also, before transitioning a module to Enable, if the logic / memories are not in the AlwaysOn power domain, they must be turned on before or in parallel with the transition. See [Section 2.3.1](#).

---

The procedure for module state transitions follows (X denotes the power domain number, Y denotes the module domain number):

1. Wait for **PTSTAT.GOSTAT[X]** to clear to 0x0. Wait for any previously initiated transitions to finish before initiating a new transition.
2. Set **MDCTL[Y].NEXT** to Enable (0x3) or Disable (0x0). Note that you may set transitions in multiple **MDCTL[Y].NEXT** fields in this step as long as the corresponding power domain is on.
3. Set **PTCMD.GO[X]** to 0x1 to initiate the transition(s).
4. Wait for **PTSTAT.GOSTAT[X]** to clear to 0x0. The module is safely in the new state only after **PTSTAT.GOSTAT[X]** clears to 0x0.

### 2.3.3 Concurrent Power Domain/Module State Transitions

This section describes the basic procedure for transitioning the state of a power domain and module domain for modules that are not in the AlwaysOn domain. This may be done separately as described in the sections above, if desired.

The procedure for concurrent power domain/module state transitions follows (X denotes the power domain number, Y denotes the module domain number):

1. Wait for **PTSTAT.GOSTAT[X]** to clear to 0x0. Wait for any previously initiated transitions to finish before initiating a new transition.
2. Set **PDCTL[X].NEXT** for an ON (0x1) transition.
3. Set **MDCTL[Y].NEXT** to Enable (0x3). Note that you may set transitions in multiple **MDCTL.NEXT** fields in this step as long as the corresponding power domain is on.
4. Set **PTCMD.GO[X]** 0x1 to initiate the state transition(s). The PSC will turn on the logic / memory for that particular domain, starts the module clock, then de-asserts the module reset.
5. Wait for **PTSTAT.GOSTAT[X]** to clear to 0x0. The domain is safely in the new state only after **PTSTAT.GOSTAT[X]** is cleared to 0x0.

### 2.3.4 Recommendations for Power Domain/Module Sequencing

As noted in [Section 2.2](#) and [Section 2.3](#), a particular peripheral's power domain must be enabled before the module is enabled.

Unless there is a system-level reason to perform each function separately, the recommendation is to use the sequence listed in [Section 2.2.3](#) rather than individual sequencing. Even though a single write to the appropriate GO bit starts the power domain and module transition, it is still sequenced such that the memory / logic is certain to turn on before the module is enabled. Thus, there is no ill effect in performing these together.

It is important to know that when a power domain is enabled, all logic / memories for that module are immediately turned on and moved to an active state. This means that there will be a spike in current consumption at that particular time. In other words, di/dt will be affected. To minimize the effect on di/dt of enabling power domains, it is recommended to power up modules one at a time. It is also recommended that all modules be initialized early in the application to avoid a large spike in di/dt during normal operation where the application may already be drawing a substantial amount of current from the supply.

## 2.4 Emulation Support in the PSC

The PSC supports commands that allow emulation tools to have some control over the state of power domains and modules.

In particular, the PSC supports the following emulation commands:

- Power on and enable features:
  - **Force Power:** Allows emulation to force the power domain into an ON state.
  - **Force Active:** Allows emulation to force the power domain into an ON state and force the module into the Enable state.
- Reset features:
  - **Assert Reset:** Allows emulation to assert the module's local reset.

- **Wait Reset:** Allows emulation to keep local reset asserted for an extended period of time after software initiates local reset de-assert.
- **Block Reset:** Allows emulation to block software initiated local and module resets.

Local reset applies only to the C66x core domains; module reset applies to all other domains.

## Registers

---

---

---

This chapter details the PSC registers.

Topic	Page
3.1 Power and Sleep Controller (PSC) Register Map .....	13
3.2 Register Descriptions .....	13

### 3.1 Power and Sleep Controller (PSC) Register Map

For details of the PSC memory map and registers, refer to the data manual for your particular KeyStone device.

### 3.2 Register Descriptions

This section describes, in detail, the module registers with a register figure and a field description table for each. Each register figure identifies the bit field, the register name, read/write capability, and the default value.

#### 3.2.1 Peripheral Identification Register (PID)

The peripheral identification register is shown in [Figure 3-1](#) and described in [Table 3-1](#).

**Figure 3-1. Peripheral Identification Register (PID)**

31	16	15	0
PID		PID	
R-4482h		R-y	

Legend: R = Read only; - n = value after reset; -y = device-specific

**Table 3-1. Peripheral Identification Register (PID) Details**


Bit	Field	Description
31-0	PID	Peripheral ID used to differentiate different modules in the system.

### 3.2.2 Voltage Control Identification Register (VCNTLID)

The voltage control identification register is shown in [Figure 3-2](#) and described in [Table 3-2](#).

This register captures the SmartReflex Class-0 VCNTL selection coming from EFUSE. For more details on SmartReflex and VCNTL mapping to the core voltage, see the *Hardware Design Guide for KeyStone Devices* in [Related Documentation from Texas Instruments](#).

**Figure 3-2. Voltage Control Identification Register (VCNTLID)**



Legend: R = Read only; - *n* = value after reset


**Table 3-2. Voltage Control Identification Register (VCNTLID) Details**

Bit	Field	Description
31-22	Reserved	Reads return 0 and writes have no effect.
21-16	VCNTL	Reflects SmartReflex Class-0 VCNTL selection coming from EFUSE.
15-0	Reserved	Reads return 0 and writes have no effect.

### 3.2.3 Power Domain Transition Command Register (PTCMD)

The power domain transition command register is shown in [Figure 3-3](#) and described in [Table 3-3](#).

**Figure 3-3. Power Domain Transition Command Register (PTCMD)**



Legend: R = Read only; W = Write only

<sup>(1)</sup> X denotes the power domain number. Power domain assignments varies by device. See the device specific data manual for details.


**Table 3-3. Power Domain Transition Command Register (PTCMD) Details**

Bit	Field	Value	Description
31-0	GO[X]	1	Power domain GO transition command (X denotes power domain number). Write 1 to cause the state transition interrupt generation block to evaluate the new PTNEXT and MDCTL.NEXT states as the application desired states.

### 3.2.4 Power Domain Transition Status Register (PTSTAT)

The power domain transition status register is shown in [Figure 3-4](#) and described in [Table 3-4](#).

**Figure 3-4. Power Domain Transition Status Register (PTSTAT)**



Legend: R = Read only; W = Write only

<sup>(1)</sup> X denotes the power domain number. Power domain assignments varies by device. See the device specific data manual for details.

**Table 3-4. Power Domain Transition Status Register (PTSTAT) Details**

Bit	Field	Description
31-0	GOSTAT[X]	Power domain transition status (X denotes power domain number). <ul style="list-style-type: none"> <li>• 0 = No transition in progress.</li> <li>• 1 = Power domain is transitioning (i.e., either the power domain is transitioning or modules in this power domain are transitioning).</li> </ul>




### 3.2.5 Power Domain Status Register (PDSTATx)

The power domain status register is shown in [Figure 3-5](#) and described in [Table 3-5](#).

KeyStone devices contain PDSTAT0 to PDSTAT31 registers. Refer to the data manual for your specific part for details on which PDSTAT registers the part includes.

**Figure 3-5. Power Domain Status Register (PDSTATx)**



Legend: R = Read only; W = Write only; - *n* = value after reset

<sup>(1)</sup> Default value after reset: AlwaysOn domain -1; other domains -0.

**Table 3-5. Power Domain Status Register (PDSTATx) Details**

Bit	Field	Description
31-2	Reserved	Reserved.
1-0	STATE	Power domain status. <ul style="list-style-type: none"> <li>• 0 = Power domain is in the OFF state.</li> <li>• 1 = Power domain is in the ON state.</li> </ul>

### 3.2.6 Power Domain Control Register (PDCTLx)

The power domain control register is shown in [Figure 3-6](#) and described in [Table 3-6](#).

KeyStone devices contain PDCTL0 to PDCTL31 registers. Refer to the data manual for your specific part for details on which PDCTL registers the part includes.

**Figure 3-6. Power Domain Control Register (PDCTLx)**

31	30	29	28	27	24	23	16
Reserved	Reserved	Reserved	Reserved		Reserved		
R/W-0	R-0	R/W-0	R-0	R/W <sup>(1)</sup>			
15	12	11	10	9	8	7	1 0
Reserved		Reserved	Reserved	Reserved			NEXT
R/W <sup>(1)</sup>		R-0	R/W-0		R-0		R/W <sup>(2)</sup>

Legend: R = Read only; W = Write only; - n = value after reset

<sup>(1)</sup> Default value after reset: AlwaysOn domain -0x01; other domains -0x33.

<sup>(1)</sup> Default value after reset: AlwaysOn domain -0xB; other domains -0x8.

<sup>(2)</sup> Default value after reset: AlwaysOn domain -1; other domains -0.

**Table 3-6. Power Domain Control Register (PDCTLx) Details**

Bit	Field	Description
31-1	Reserved	Reserved.
0	NEXT	Power domain next state. <ul style="list-style-type: none"> <li>• 0 = Power domain OFF.</li> <li>• 1 = Power domain ON.</li> </ul>

### 3.2.7 Module Status Register (MDSTATy)

The module status register is shown in [Figure 3-7](#) and described in [Table 3-7](#).

KeyStone devices contain MDSTAT0 to MDSTAT31 registers. Refer to the data manual for your specific part for details on which MDSTAT registers the part includes.

**Figure 3-7. Module Status Register (MDSTATy)**

31	13	12	11	10	9	8	7	6	5	0
Reserved	MCKOUT	MRSTDONE	MRST	LRSTDONE	LRST	Reserved	STATE			
R-0	R <sup>(1)</sup>	R	R <sup>1</sup>	R <sup>(2)</sup>	R <sup>1</sup>	R-0	R <sup>(3)</sup>			

Legend: R = Read only; W = Write only; - n = value after reset

<sup>(1)</sup> Default value after reset: C66x domain and Never-Gated domain -1; other domains -0.

<sup>(2)</sup> Default value after reset: C66x domain -0; other domains -1.

<sup>(3)</sup> Default value after reset: C66x domain and Never-Gated domain -0x3; other domains -0.

**Table 3-7. Module Status Register (MDSTATy) Details**

Bit	Field	Description
31-13	Reserved	Reserved.
12	MCKOUT	Module clock output status. Shows status of module clock; on/off. <ul style="list-style-type: none"> <li>0 = Module clock is off.</li> <li>1 = Module clock is on.</li> </ul>
11	MRSTDONE	Module reset done. Software is responsible for checking that mode reset is done before accessing the module. <ul style="list-style-type: none"> <li>0 = Module reset is not done.</li> <li>1 = Module reset is done.</li> </ul>
10	MRST	Module reset status. Reflects actual state of module reset. <ul style="list-style-type: none"> <li>0 = Module reset is asserted.</li> <li>1 = Module reset is de-asserted.</li> </ul>
9	LRSTDONE	Local reset done. Software is responsible for checking that local reset is done before accessing this module. <ul style="list-style-type: none"> <li>0 = Local reset is not done.</li> <li>1 = Local reset is done.</li> </ul>
8	LRST	Module local reset status. (This bit applies to C66x domains only.) <ul style="list-style-type: none"> <li>0 = Local reset is asserted.</li> <li>1 = Local reset is de-asserted.</li> </ul>
7-6	Reserved	Reserved
5-0	STATE	Module state status. Indicates current module status. <ul style="list-style-type: none"> <li>0x0 = SwRstDisable state.</li> <li>0x3 = Enable state.</li> <li>Others = Reserved.</li> </ul>

### 3.2.8 Module Control Register (MDCTLy)

The module control register is shown in [Figure 3-8](#) and described in [Table 3-8](#).

KeyStone devices contain MDCTL0 to MDCTL31 registers. Refer to the data manual for your specific part for details on which MDCTL registers the part includes.

**Figure 3-8. Module Control Register (MDCTLy)**

31	30	13	12	11	9	8	7	5	4	0
Reserved	Reserved		RESETI SO	Reserved		LRST	Reserved		NEXT	
R/W-0	R-0		R/W-0	R/W-0		R/W-1	R-0		R/W <sup>(1)</sup>	

Legend: R = Read only; W = Write only; - n = value after reset

<sup>(1)</sup> Default value after reset: C66x domain and Never-Gated domain -0x3; other domains -0.

**Table 3-8. Module Control Register (MDCTLy) Details**

Bit	Field	Description
31-13	Reserved	Reserved.
12	RESETISO	Reset isolation. <ul style="list-style-type: none"> <li>• 0 = No reset isolation</li> <li>• 1 = Enable reset isolation. LPSC will block global device resets and will not pause clocks during reset transitions. Applicable only for modules that support reset isolation. See the device data manual for a list of modules that support reset isolation. There may be additional requirements to enable reset isolation, see the device data manual for details.</li> </ul>
11-9	Reserved	Reserved
8	LRST	Module local reset control. (This bit applies to C66x modules only.) <ul style="list-style-type: none"> <li>• 0 = Assert local reset.</li> <li>• 1 = De-assert local reset.</li> </ul>
7-5	Reserved	Reserved.
4-0	NEXT	Module next state. <ul style="list-style-type: none"> <li>• 0x0 = SwRstDisable state.</li> <li>• 0x3 = Enable state.</li> <li>• Other = Reserved.</li> </ul>

## Revision History

<b>Changes from B Revision (Nov 2011) to C Revision</b>	<b>Page</b>
• Changed from OFF to OFF or ON. ....	9
• Added "Transitions between ON and OFF states need to follow the procedure below. Please refer to device specific data manual and peripheral user's guide for any other considerations especially while turning off the power domain.".....	9
• Changed ON (0x1) to ON (0x1) or OFF (0x0). ....	9
• Changed "The PSC turns on..." to "The PSC turns on or off..." .....	9
• Updated Note. ....	9
• Added "...or Disable (0x0)" .....	10

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

## IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have **not** been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

### Products

Audio	<a href="http://www.ti.com/audio">www.ti.com/audio</a>
Amplifiers	<a href="http://amplifier.ti.com">amplifier.ti.com</a>
Data Converters	<a href="http://dataconverter.ti.com">dataconverter.ti.com</a>
DLP® Products	<a href="http://www.dlp.com">www.dlp.com</a>
DSP	<a href="http://dsp.ti.com">dsp.ti.com</a>
Clocks and Timers	<a href="http://www.ti.com/clocks">www.ti.com/clocks</a>
Interface	<a href="http://interface.ti.com">interface.ti.com</a>
Logic	<a href="http://logic.ti.com">logic.ti.com</a>
Power Mgmt	<a href="http://power.ti.com">power.ti.com</a>
Microcontrollers	<a href="http://microcontroller.ti.com">microcontroller.ti.com</a>
RFID	<a href="http://www.ti-rfid.com">www.ti-rfid.com</a>
OMAP Applications Processors	<a href="http://www.ti.com/omap">www.ti.com/omap</a>
Wireless Connectivity	<a href="http://www.ti.com/wirelessconnectivity">www.ti.com/wirelessconnectivity</a>

### Applications

Automotive and Transportation	<a href="http://www.ti.com/automotive">www.ti.com/automotive</a>
Communications and Telecom	<a href="http://www.ti.com/communications">www.ti.com/communications</a>
Computers and Peripherals	<a href="http://www.ti.com/computers">www.ti.com/computers</a>
Consumer Electronics	<a href="http://www.ti.com/consumer-apps">www.ti.com/consumer-apps</a>
Energy and Lighting	<a href="http://www.ti.com/energy">www.ti.com/energy</a>
Industrial	<a href="http://www.ti.com/industrial">www.ti.com/industrial</a>
Medical	<a href="http://www.ti.com/medical">www.ti.com/medical</a>
Security	<a href="http://www.ti.com/security">www.ti.com/security</a>
Space, Avionics and Defense	<a href="http://www.ti.com/space-avionics-defense">www.ti.com/space-avionics-defense</a>
Video and Imaging	<a href="http://www.ti.com/video">www.ti.com/video</a>

### TI E2E Community

[e2e.ti.com](http://e2e.ti.com)