

Errata

# AM263x Sitara™ Microcontroller Silicon Revision 1.0A, 1.1

---



## ABSTRACT

This document describes the known exceptions to the functional specifications (advisories). This document may also contain usage notes. Usage notes describe situations where the device's behavior may not match presumed or documented behavior. This may include behaviors that affect device performance or functional correctness.

---

## Table of Contents

1 Usage Notes and Advisories Matrices.....	2
2 Silicon Usage Notes.....	3
3 Silicon Advisories.....	4
4 Revision History.....	22

## 1 Usage Notes and Advisories Matrices

Table 1-1 lists all usage notes and the applicable silicon revision(s). Table 1-2 lists all advisories, modules affected, and the applicable silicon revision(s).

**Table 1-1. Usage Notes Matrix**

Module	DESCRIPTION	SILICON REVISIONS AFFECTED	
		AM263x	
		1.0A	1.1
CLOCKS	i2324 — No synchronizer present between GCM and GCD status signals	YES	YES
QSPI	i2364 — QSPI: Access to address beyond 8MB is not supported in mem map mode	YES	YES
VDDA	i2348 — VDDA1V8 Static Power leakage	YES	NO

**Table 1-2. Advisories Matrix**

MODULE	DESCRIPTION	SILICON REVISIONS AFFECTED	
		AM263x	
		1.0A	1.1
ADC	i2346 — ADC result has Error when switching between odd and even channels	YES	NO
ADC	i2347 — VREF current consumption of ADC is random at powerup	YES	NO
ADC	i2349 — ADC VrefHi Loading increase in powerdown	YES	NO
CONTROLSS	i2352 — CONTROLSS-SDFM: Dynamically Changing Threshold Settings (LLT, HLT), Filter Type, or COSR Settings Will Trigger Spurious Comparator Events	YES	YES
CONTROLSS	i2353 — CONTROLSS-SDFM: Dynamically Changing Data Filter Settings (Such as Filter Type or DOSR) Will Trigger Spurious Data Acknowledge Events	YES	YES
CONTROLSS	i2354 — CONTROLSS-SDFM: Two Back-to-Back Writes to SDCPARMx Register Bit Fields CEVT1SEL, CEVT2SEL, and HZEN Within Three SD-Modulator Clock Cycles can Corrupt SDFM State Machine, Resulting in Spurious Comparator Events	YES	YES
CONTROLSS	i2355 — CONTROLSS-ADC: DMA Read of Stale Result	YES	YES
CONTROLSS	i2356 — CONTROLSS-ADC: Interrupts may Stop if INTxCONT (Continue-to-Interrupt Mode) is not Set	YES	YES
CONTROLSS	i2357 — CONTROLSS-ePWM: An ePWM Glitch can Occur if a Trip Remains Active at the End of the Blanking Window	YES	YES
CONTROLSS	i2358 — CONTROLSS-ePWM: Trip Events Will Not be Filtered by the Blanking Window for the First 3 Cycles After the Start of a Blanking	YES	YES
CONTROLSS	i2359 — CONTROLSS-CMPSS: Prescaler counter behavior different from spec when DACSOURCE is made 0 or reconfigured as 1	YES	YES
CONTROLSS	i2405 — CONTROLSS: Race condition OUTPUT_XBAR and PWM_XBAR resulting in event miss	YES	YES
CPSW	i2345 — CPSW: Ethernet Packet corruption occurs if CPDMA fetches a packet which spans across memory banks	YES	YES
CPSW	i2401 — CPSW: Host Timestamps Cause CPSW Port to Lock up	YES	YES
CPSW	i2402 — CPSW: Ethernet to Host Checksum Offload does not work	YES	YES
CPSW	i2438 — CPSW - Host to Ethernet Checksum Generation with VLAN ADD/Remove	YES	YES
CPSW	i2439 — CPSW: Host to Ethernet Timestamp Accuracy Issue	YES	YES
CRC	i2386 — CRC: CRC 8-bit data width and CRC8-SAE-J1850 and CRC8-H2F possible use in CAN module is not supported	YES	YES
DCC	i2395 — DCC Module Frequency Comparison can Report Erroneous Results	YES	YES
GPMC	i2313 — GPMC: Sub-32-bit read issue with NAND and FPGA/FIFO	YES	YES
M4 ROM	i2403 — M4 ROM: SBL redundant boot image feature not supported on HSSE devices	NO	YES
MBOX	i2404 — MBOX: Race condition in mailbox registers resulting in events miss	YES	YES
McSPI	i2350 — McSPI data transfer using EDMA in 'ABSYNC' mode stops after 32 bits transfer	YES	YES
MDIO	i2329 — MDIO interface corruption (CPSW and PRU-ICSS)	YES	NO
PBIST	i2374 — PBIST fails if clock frequency of R5SS_CORE_CLK is not same as R5FSS_CLK_SELECTED frequency	YES	YES

**Table 1-2. Advisories Matrix (continued)**

MODULE	DESCRIPTION	SILICON REVISIONS AFFECTED	
		AM263x	
		1.0A	1.1
SOC CONTROL	i2392 — Race condition in mem-init capture registers resulting in events miss	YES	YES
BUS SAFETY	i2393 — Granular error status not logged in BUS_SAFETY_ERR registers for the detected faults	YES	YES
SOC CONTROL	i2394 — Race condition in interrupt and error aggregator capture registers resulting in events miss	YES	YES
SDFM	i2375 — SDFM module event flags (SDIFLG.FLTx_FLG_CEVTx) do not get set again if the comparator event is still active and digital filter path (using SDCOMPxCTL.CEVxDIGFILTSEL) is being selected	YES	YES
UART	i2310 — USART: Erroneous triggering of timeout interrupt	YES	YES
UART	i2311 — USART: Spurious DMA Interrupts	YES	YES
RAM SEC	i2427 — RAM SEC can cause Spurious RAM writes resulting in L2 & MBOX memory corruption	YES	YES
AES	i2428 — AES in DTHE generates extra dma request for data_in at the end of GCM encrypt	YES	YES
ICSS	i2433 — ICSS: Reading the 64-bit IEP timer does not have a lock MSW logic when LSW is read	YES	YES
CPSW	i2438 — CPSW: Host to Ethernet Checksum Generation with VLAN ADD/Remove	YES	YES
CPSW	i2439 — CPSW: Host to Ethernet Timestamp Accuracy Issue	YES	YES

## 2 Silicon Usage Notes

### **i2324** *No synchronizer present between GCM and GCD status signals*

**Details:** There is no synchronizer in between GCM and GCD, so the clock configuration register reads may be incorrect momentarily.

**Severity:** Minor

**Workaround(s):** Poll for the status registers change until it reflects the programmed SRC\_SEL and DIV values.

### **i2348** *VDDA1V8 Static Power leakage*

**Details:** VDDA1V8 has static leakage when the device is booted if DACVREF is at ground.

**Workaround(s):** DAC reference voltage and VDDA1p8V must be shorted together.

### **i2364** *QSPI: Access to address beyond 8MB is not supported in mem map mode*

**Details:** Address lines going out from SoC interconnect to QSPI controller are 23. Hence this limits the usage of QSPI flash memory to 8MB per chip select in memmap mode.

**Workaround(s):** None

### 3 Silicon Advisories

#### i2310

#### ***USART: Erroneous clear/trigger of timeout interrupt***

---

##### Details:

The USART may erroneously clear or trigger the timeout interrupt when RHR/MSR/LSR registers are read.

##### Workaround(s):

##### **For CPU use-case.**

- If the timeout interrupt is erroneously cleared:
  - This is Valid since the pending data inside the FIFO will retrigger the timeout interrupt
- If timeout interrupt is erroneously set, and the FIFO is empty, use the following SW workaround to clear the interrupt:
  - Set a high value of timeout counter in TIMEOUTH and TIMEOUTL registers
  - Set EFR2 bit 6 to 1 to change timeout mode to periodic
  - Read the IIR register to clear the interrupt
  - Set EFR2 bit 6 back to 0 to change timeout mode back to the original mode

##### **For DMA use-case.**

- If timeout interrupt is erroneously cleared:
  - This is valid since the next periodic event will retrigger the timeout interrupt
  - User must ensure that RX timeout behavior is in periodic mode by setting EFR2 bit6 to 1
- If timeout interrupt is erroneously set:
  - This will cause DMA to be torn down by the SW driver
  - Valid since next incoming data will cause SW to setup DMA again

#### i2311

#### ***USART Spurious DMA Interrupts***

---

##### Details:

Spurious DMA interrupts may occur when DMA is used to access TX/RX FIFO with a non-power-of-2 trigger level in the TLR register.

##### Workaround(s):

Use power of 2 values for TX/RX FIFO trigger levels (1, 2, 4, 8, 16, and 32).

#### i2313

#### ***GPMC: Sub-32-bit read issue with NAND and FPGA/FIFO***

---

##### Details:

Sub-32-bit reads on the GPMC interface will miss portions of the data, which will result in incorrect read data. This includes 8-bit or 16-bit reads from a NAND device or from an FPGA or FIFO interface. Note that 3-byte accesses are not allowed on the GPMC interface.

##### Workaround(s):

Read accesses on the GPMC interface must be performed as 32-bit reads. Writes are not affected by this erratum.

**i2329****MDIO: MDIO interface corruption (CPSW and PRU-ICSS)****Details:**

It is possible that the MDIO interface of all instances of CPSW and PRU-ICSS peripherals (if present) returns corrupt read data on MDIO reads (e.g. returning stale or previous data), or sends incorrect data on MDIO writes. It is also possible that the MDIO interface becomes unavailable until the next peripheral reset (either by LPSC reset or global device reset with reset isolation disabled in case of CPSW).

Possible system level manifestations of this issue could be (1) erroneous ethernet PHY link down status (2) inability to properly configure an ethernet PHY over MDIO (3) incorrect PHY detection (e.g. wrong address) (4) read or write timeouts when attempting to configure PHY over MDIO.

For boot mode (only CPSW if supported), there is no workaround to guarantee the primary ethernet boot is successful. If this exception occurs during primary boot, the boot may possibly initiate retries which may or may not be successful. If the retries are unsuccessful, this would result in an eventual timeout and transition to the backup boot mode (if one is selected). If no backup boot mode is selected, then such failure will result in a timeout and force device reset via chip watchdog after which the complete boot process will restart again.

To select a backup boot option (if supported), populate the appropriate pull resistors on the boot mode pins. See boot documentation for each specific device options, but the typical timeout for primary boot attempts over ethernet is 60 seconds.

**Workaround(s):**

On affected devices, following workaround should be used:

**MDIO manual mode: applicable for PRU-ICSS and for CPSW.**

MDIO protocol can be emulated by reading and writing to the appropriate bits within the MDIO\_MANUAL\_IF\_REG register of the MDIO peripheral to directly manipulate the MDIO clock and data pins. Refer to TRM for full details of manual mode register bits and their function.

In this case the device pin multiplexing should be configured to allow the IO to be controlled by the CPSW or PRU-ICSS peripherals (same as in normal intended operation), but the MDIO state machine must be disabled by ensuring MDIO\_CONTROL\_REG.ENABLE bit is 0 in the MDIO\_CONTROL\_REG and enable manual mode by setting MDIO\_POLL\_REG.MANUALMODE bit to 1.

*Contact TI regarding implementation of software workaround.*

**Note**

If using Ethernet DLR (Device Level Ring) (on CPSW or PRU-ICSS) or EtherCat protocol (on PRU-ICSS) there may be significant CPU or PRU loading impact to implement the run-time workaround 1 due to required polling interval for link status checks. Resulting system impact should be considered.


In case of PRU-ICSS, the loading of the software workaround may be reduced by using the MLINK feature of MDIO to do automatic polling of link status via the MIIx\_RXLINK input pin to PRU-ICSS which must be connected to a status output from the external PHY which does not toggle while the link is active. Depending on the specified behavior of the external PHY device, this PHY status output may be LED\_LINK or LED\_SPEED or the logic OR of LED\_LINK and LED\_SPEED. Refer to the MDIO section of TRM for details on using the MLINK feature of MDIO. This feature is not available on the CPSW peripheral.

For EtherCAT implementation on PRU-ICSS, the software workaround will be done in RTUx/ TX\_PRUx Core. The core will have to be dedicated for workaround, which means this can't be used for other purpose. The implementation will support two user access

**i2329 (continued) MDIO: MDIO interface corruption (CPSW and PRU-ICSS)**

channels for MDIO access. This provides option for R5f core and PRU core to have independent access channel. The APIs will be similar to the ones we will have in RTOS Workaround implementation.

EtherCAT will continue to use PHY fast link detection via MDIO MLINK bypassing state m/c for link status (as this path is not affected by errata). This makes sure that cable redundancy related latency requirements are still met.



**Figure 3-1. MDIO Emulation via Manual Mode using PRU Core**

**i2345**

***CPSW: Ethernet Packet corruption occurs if CPDMA fetches a packet which spans across memory banks***

**Details:**

Each memory bank in SoC has a separate memory controller. Even though memory addresses are contiguous, each bank is a separate entity with a separate controller.

If a memory bank received a memory request say 32 bytes and address of memory request is 16 bytes before end of memory bank, the behavior of the memory controller will be:

When the memory controller encounters end of memory bank after 16 bytes it will wrap around and give 16 bytes from the start of the memory bank.

**i2345 (continued) *CPSW: Ethernet Packet corruption occurs if CPDMA fetches a packet which spans across memory banks***

---

This results in the packet corruption.

**Workaround(s):** Ensure from application side single ethernet packet does not span across memory banks.

**i2346 *ADC result has Error when switching between odd and even channels***

---

**Details:** When a ADC conversion sequence involves sampling Odd and Even channels, there is a error in the conversion result whenever there is a switch from odd channel to even channel and vice versa.

No error seen when the conversion involves switching between even channels only or odd channels only.

**Workaround(s):** The first sample after odd to even or even to odd channel switch must have smallest acquisition window and that result must be ignored.

**i2347 *VREF current consumption of ADC is random at powerup***

---

**Details:** VREF current consumption is high (1.6 mA) after PORZ and goes low after enabling the ADC via MMR.

The initial current consumption is random at each PORZ cycle.

**Workaround(s):** Never disable the ADC without resetting the DTC.

**i2349 *ADC VrefHi Loading increase in powerdown***

---

**Details:** If ADC is disabled after conversion, the loading on reference increases by 2 mA.

**Workaround(s):** Never disable the ADC without resetting the DTC.

**i2350 *McSPI: McSPI data transfer using EDMA in 'ABS SYNC' mode stops after 32 bits transfer***

---

**Details:** When EDMA is programmed to transfer more than 32 bits of data in to McSPI Tx FIFO (32 Bytes), it stops working after transferring only first 32 bits data in to the FIFO.

This issue is observed only in "ABS SYNC" mode of EDMA where the EDMA is configured such that transfer size is more than 32 bits.

When the issue happens the EDMA neither transferring the data and completing it nor raising any error as vbusp\_sdone signal is not getting generated by McSPI for transaction from EDMA.

SPI RX mode is not affected this issue.

**i2350 (continued) *McSPI: McSPI data transfer using EDMA in 'ASYNCR' mode stops after 32 bits transfer***


---

**Workaround(s):**

Option1: Use ASYNCR mode of EDMA for McSPI TX operation

Option2: Use acnt=4, bcnt=1, ccnt=1 if ASYNCR mode is used for McSPI TX operation

**i2352 *CONTROLSS-SDFM: Dynamically Changing Threshold Settings (LLT, HLT), Filter Type, or COSR Settings Will Trigger Spurious Comparator Events***


---

**Details:**

When SDFM comparator settings—such as filter type, lower/upper threshold, or comparator OSR (COSR) settings—are dynamically changed during run time, spurious comparator events will be triggered. The spurious comparator event will trigger a corresponding CPU interrupt, CLA task, ePWM X-BAR events, and GPIO output X-BAR events if configured appropriately.

**Workaround(s):**

When comparator settings need to be changed dynamically, follow the procedure below to ensure spurious comparator events do not generate a CPU interrupt, CLA event, or X-BAR events (ePWM X-BAR/GPIO output X-BAR events):

1. Disable the comparator filter.
2. Delay for at least a latency of the comparator filter + 3 SD-Cx clock cycles.
3. Change comparator filter settings such as filter type, COSR, or lower/upper threshold.
4. Delay for at least a latency of the comparator filter + 5 SD-Cx clock cycles.
5. Enable the comparator filter.

**i2353 *CONTROLSS-SDFM: Dynamically Changing Data Filter Settings (Such as Filter Type or DOSR) Will Trigger Spurious Data Acknowledge Events***


---

**Details:**

When SDFM data settings—such as filter type or DOSR settings—are dynamically changed during run time, spurious data-filter-ready events will be triggered. The spurious data-ready event will trigger a corresponding CPU interrupt, CLA task, and DMA trigger if configured appropriately.

**Workaround(s):**

When SDFM data filter settings need to be changed dynamically, follow the procedure below to ensure spurious data-filter-ready events are not generated:

1. Disable the data filter.
2. Delay for at least a latency of the data filter + 3 SD-Cx clock cycles.
3. Change data filter settings such as filter type and DOSR.
4. Delay for at least a latency of the data filter + 5 SD-Cx clock cycles.
5. Enable the data filter.

**i2354 *CONTROLSS-SDFM: Two Back-to-Back Writes to SDCPARMx Register Bit Fields CEVT1SEL, CEVT2SEL, and HZEN Within Three SD-Modulator Clock Cycles can Corrupt SDFM State Machine, Resulting in Spurious Comparator Events***


---

**Details:**

Back-to-back writes to SDCPARMx register bit fields CEVT1SEL, CEVT2SEL, and HZEN within three SD-modulator clock cycles can potentially corrupt the SDFM state machine, resulting in spurious comparator events, which can potentially trigger CPU interrupts, CLA tasks, ePWM XBAR events, and GPIO output X-BAR events if configured appropriately.



**i2354** (continued) ***CONTROLSS-SDFM: Two Back-to-Back Writes to SDCPARMx Register Bit Fields CEVT1SEL, CEVT2SEL, and HZEN Within Three SD-Modulator Clock Cycles can Corrupt SDFM State Machine, Resulting in Spurious Comparator Events***

**Workaround(s):** Avoid back-to-back writes within three SD-modulator clock cycles or have the SDCPARMx register bit fields configured in one register write.

**i2355** ***CONTROLSS-ADC: DMA Read of Stale Result***

**Details:** The ADCINT flag can be set before the ADCRESULT value is latched (see the tLAT and tINT(LATE) columns in the ADC Timings tables of the AM263x Technical Reference Manual).

The DMA can read the ADCRESULT value as soon as 3 cycles after the ADCINT trigger is set. As a result, the DMA could read a prior ADCRESULT value when the user expects the latest result if all of the following are true:

- The ADC is in late interrupt mode.
- The ADC operates in a mode where tINT (LATE) occurs 3 or more cycles before tLAT (ADCCTL2 [PRESCALE] > 2 for 12-bit mode).
- The DMA is triggered from the ADCINT signal.
- The DMA immediately reads the ADCRESULT value associated with that ADCINT signal without reading any other values first.
- The DMA was idle when it received the ADCINT trigger.

Only the DMA reads listed above could result in reads of stale data; the following non-DMA methods will always read the expected data:

- The ADCINT flag triggers a CLA task.
- The ADCINT flag triggers a CPU ISR.
- The CPU polls the ADCINT flag.

**Workaround(s):** Trigger two DMA channels from the ADCINT flag. The first channel acts as a dummy transaction. This will result in enough delay that the second channel will always read the fresh ADC result.

**i2356** ***CONTROLSS-ADC: Interrupts may Stop if INTxCONT (Continue-to-Interrupt Mode) is not Set***

**Details:** If ADCINTSELxNx[INTxCONT] = 0, then interrupts will stop when the ADCINTFLG is set and no additional ADC interrupts will occur. When an ADC interrupt occurs simultaneously with a software write of the ADCINTFLGCLR register, the ADCINTFLG will unexpectedly remain set, blocking future ADC interrupts.

**Workaround(s):** 1. Use Continue-to-Interrupt Mode to prevent the ADCINTFLG from blocking additional ADC interrupts:

```
ADCINTSEL1N2[INT1CONT] = 1;
ADCINTSEL1N2[INT2CONT] = 1;
ADCINTSEL3N4[INT3CONT] = 1;
ADCINTSEL3N4[INT4CONT] = 1;
```

2. Ensure there is always sufficient time to service the ADC ISR and clear the ADCINTFLG before the next ADC interrupt occurs to avoid this condition.
3. Check for an overflow condition in the ISR when clearing the ADCINTFLG. Check ADCINTOVF immediately after writing to ADCINTFLGCLR; if it is set, then

**i2356 (continued) CONTROLSS-ADC: Interrupts may Stop if INTxCONT (Continue-to-Interrupt Mode) is not Set**

write ADCINTFLGCLR a second time to ensure the ADCINTFLG is cleared. The ADCINTOVF register will be set, indicating an ADC conversion interrupt was lost.

```


AdcaRegs.ADCINTFLGCLR.bit.ADCINT1 = 1; //clear INT1 flag
if(1 == AdcaRegs.ADCINTOVF.bit.ADCINT1) //ADCINT overflow
{
    AdcaRegs.ADCINTFLGCLR.bit.ADCINT1 = 1; //clear INT1 again
    // If the ADCINTOVF condition will be ignored by the application
    // then clear the flag here by writing 1 to ADCINTOVFCLR.
    // If there is a ADCINTOVF handling routine, then either insert
    // that code and clear the ADCINTOVF flag here or do not clear
    // the ADCINTOVF here so the external routine will detect the
    // condition.
    // AdcaRegs.ADCINTOVFCLR.bit.ADCINT1 = 1; // clear OVF

```


**i2357 CONTROLSS-ePWM: An ePWM Glitch can Occur if a Trip Remains Active at the End of the Blanking Window**
**Details:**

The blanking window is typically used to mask any PWM trip events during transitions which would be false trips to the system. If an ePWM trip event remains active for less than three ePWM clocks after the end of the blanking window cycles, there can be an undesired glitch at the ePWM output.

The following picture illustrates the time period which could result in an undesired ePWM output.



The following picture illustrates the two potential ePWM outputs possible if the trip event ends within 1 cycle before or 3 cycles after the blanking window closes.


**Workaround(s):**

Avoid configuration of blanking window such that the trip input would fall in this range (1 cycle before and 3 cycles after the blanking window closure).

**i2358 CONTROLSS-ePWM: Trip Events Will Not be Filtered by the Blanking Window for the First 3 Cycles After the Start of a Blanking**
**Details:**

The Blanking Window will not blank trip events for the first 3 cycles after the start of a Blanking Window. DCEVTFILT may continue to reflect changes in the DCxEVty signals. If DCEVTFILT is enabled, this may impact subsequent subsystems that are configured (for example, the Trip Zone submodule, TZ interrupts, ADC SOC, or the PWM output).

**i2358 (continued) *CONTROLSS-ePWM: Trip Events Will Not be Filtered by the Blanking Window for the First 3 Cycles After the Start of a Blanking***

---

**Workaround(s):** Start the Blanking Window 3 cycles before blanking is required. If a Blanking Window is needed at a period boundary, start the Blanking Window 3 cycles before the beginning of the next period. This works because Blanking Windows persist across period boundaries.

**i2359 *CONTROLSS-CMPSS: Prescaler counter behavior different from spec when DACSOURCE is made 0 or reconfigured as 1***

---

**Details:** While the prescaler is running, if we make DACSOURCE = 0 the prescale counter will not reset, if the enable condition is LOW the value stays, and when the DACSOURCE is again configured as 1 the counter starts from the previous value which was retained. This bug is present only when DACSOURCE is configured during the prescale counter running.

**Workaround(s):** Issue a soft reset between DACSOURCE configuration which is not a dynamic configuration.

**i2374 *PBIST fails if clock frequency of R5SS\_CORE\_CLK is not same as R5FSS\_CLK\_SELECTED frequency***

---

**Details** The R5SS memories receive the R5SS CPU clock “R5SS\_CORE\_CLK” which is derived from R5SS\_CLOCK\_SELECTED root clock using programmable divider. When R5SS memories are tested using PBIST controller, the PBIST controller receives R5SS\_CLOCK\_SELECTED root clock. PBIST operation fails if different frequencies are chosen for the two clocks.

**Workaround** For PBIST to work with R5SS memories the frequency of both clocks need to be same. If application usage requires R5SS\_CORE\_CLK to be a divided frequency of R5SS\_CLOCK\_SELECTED, then during PBIST operation of R5SS memories, the application shall ensure the R5SS\_CORE\_CLK is configured to same frequency as R5SS\_CLOCK\_SELECTED.

**i2375 *SDFM module event flags (SDIFLG.FLTx\_FLG\_CEVTx) do not get set again if the comparator event is still active and digital filter path (using SDCOMPxCTL.CEVTxDIGFILTSEL) is being selected***

---

**Details** The SDFM module supports a configurable Digital filter on the SDFM COMP output, which can be chosen by application for filtering glitches. The application can choose filtered or raw output of comparator to reach the Event flag register (SDIFLG.FLTx\_FLG\_CEVTx) and the CEVETxOUT event output of SDFM module as shown in the figure. The Path from Digital filter to event flag register has an Rise edge detection logic as shown in the figure.


When the Digital filter path is chosen, the Event flag register is set only once on the rise edge of Digital filter output. If the event flag register is cleared, it is not set again even if the comparator output is maintained high.

This issue is not present on the CEVETxOUT event going to XBAR.

Also this issue is not present if the raw output path is chosen (i.e CEVTxDIGFILTSEL = 0).

**i2375** (continued)

***SDFM module event flags (SDIFLG.FLTx\_FLG\_CEVTx) do not get set again if the comparator event is still active and digital filter path (using SDCOMPxCTL.CEVTxDIGFILTSEL) is being selected***



**Workaround**

If SDFM digital filter is used in application the following workaround options can be considered:

- **Option 1**
  - XBAR status can be observed instead of the event flag register.
- **Option 2**
  1. After selecting the digital filter, wait for the interrupt/Trip.
  2. When the interrupt occurs, read the event flag and take appropriate application action to rectify the cause of comparator trip.
  3. Before clearing the event flag register, program the unfiltered path.
  4. Clear the event flag.
  5. Read the event flag and if it stays cleared for at-least one oversampling duration, reprogram the digital filter path.

**Note**

In between step 2-4, the PWM trip logic will also be working on unfiltered SDFM comparator out.

**i2386**

***CRC: CRC 8-bit data width and CRC8-SAE-J1850 and CRC8-H2F possible use in CAN module is not supported***

**Details:**

CRC types CRC8-SAE-J1850 and CRC8-H2F are not supported for 8-bit data width. Minimum data width supported is 16-bit.

**Workaround(s):**

No workaround. It is recommended to not to use the above mentioned unsupported polynomials.

**i2392**

***Race condition in mem-init capture registers resulting in events miss***

**Details:**

Potential race condition in capture registers resulting in events getting lost while other events in the same register are being cleared by writing to the register. Following registers are impacted by this issue:

MSS\_CTRL:\*MEMINIT\_DONE registers

**i2392 (continued) Race condition in mem-init capture registers resulting in events miss**

**Workaround(s):**

Any of the following Workarounds can be used:

Sequentially trigger the mem-init and clear the status before triggering the new mem-init. This is needed if both the status are in the same register.

(OR)

If parallel triggers are must then poll for the all status-bits that got triggered to be 1'b1 and then go and clear the DONE status register

(OR)

Check the MEM\_INIT\_STATUS register after starting the mem-init and wait the status to go -low by checking it in regular interval and finally clear the DONE status register when the status goes low

**i2393 Granular error status not logged in BUS\_SAFETY\_ERR registers for the detected faults**

**Details:**

Granular error status not logged correctly for detected faults in COMP\_CHECK and COMP\_ERR fields of MSS\_CTRL:\*\_BUS\_SAFETY\_ERR registers.

The error signal err\_comp and err\_comp\_signals are used to detect any faults on the diagnostic circuit. The AND'ed output of these two signals are used to report the fault. However they are sampled at different edges of the clocks resulting in loss of the error signal getting generated. and hence is not getting logged in the MSS\_CTRL MMRs.


There are two possible scenario:

Case 1: Log registers have non-zero values

Here the granular logs are captured correctly and appropriate action can be taken for a given fault.

Case 2: Log Registers have all zeros

Here the granular logs are not captured correctly and possible entities affected are R5F and L2 memory.



**Figure 3-2.**

**Workaround(s):**

No Workaround.

As Granular Error Status is not logged, the bus safety fault is detected only as an aggregated error event and the Granularity of diagnostics information will not be captured correctly.

Case 1: In the case where the logs are captured correctly the log results can be used to take appropriate action.

**i2393 (continued) *Granular error status not logged in BUS\_SAFETY\_ERR registers for the detected faults***


---

Case 2: In the case where the logs are not captured correctly then for a) diagnostics no action needed and b) in case of actual failure in the application WarmResethn should be used.

**i2394 *Race condition in interrupt and error aggregator capture registers resulting in events miss***


---

**Details:**

Potential race condition in capture registers resulting in events getting lost while other events in the same register are being cleared by writing to the register. Following registers are impacted by this issue:

MSS\_CTRL: \*INTAGG\_STATUS\_REG, \*TPCC\_ERR/INTAGG\_STATUS\_RAW

**Workaround(s):**

Follow below steps in ISR:

- 1) Before exiting the ISR read the \*\_ERRAGG\_RAW and check the bit-validity by "anding" with \*\_ERRAGG\_MASK.
- 2) If any bit is set that-implies there is a interrupt/Error which got missed while clearing the \*\_ERRAGG\_STATUS.
- 3) Service the corresponding bit in ISR and then exit the ISR. So ISR should be exited after both STATUS and "RAW&MASK" are zero

**i2395 *DCC Module Frequency Comparison can Report Erroneous Results***


---

**Details:**

The Dual-clock Comparator module, which is used to monitor a clock frequency while comparing with a known clock reference, could stop earlier than expected, and, thus, indicating the measured clock frequency to be lower. This is due to a clock domain crossing issue causing a preset to the error detection logic to get triggered.

**Workaround(s):**

**Work-around (1):** Application code, where possible, could compare the clocks using an alternate EDCC module (Present in MSS)

**Work-around (2):** Multiple measurements can be taken for the same clock pairs and abnormal frequencies reported can be ignored.

**i2401 *CPSW: Host Timestamps Cause CPSW Port to Lock up***


---

**Details:**

The CPSW offers two mechanisms for communicating packet ingress timestamp information to the host.

The first mechanism is via the CPTS Event FIFO which records timestamps when triggered by certain events. One such event is the reception of an Ethernet packet with a specified EtherType field. Most commonly this is used to capture ingress timestamps for PTP packets. With this mechanism the host must read the timestamp (from the CPTS FIFO) separately from the packet payload which is delivered via DMA. This mode is supported and is not affected by this errata.

**i2401 (continued) *CPSW: Host Timestamps Cause CPSW Port to Lock up***

---

The second mechanism is to enable receive timestamps for all packets, not just PTP packets. With this mechanism the timestamp is delivered alongside the packet payload via DMA. This second mechanism is the subject of this errata.

When the CPTS host timestamp is enabled, every packet to the internal CPSW port FIFO requires a timestamp from the CPTS. When the packet preamble is corrupted due to EMI or any other corruption mechanism a timestamp request may not be sent to the CPTS. In this case the CPTS will not produce the timestamp which causes a lockup condition in the CPSW port FIFO. When the CPTS host timestamp is disabled by clearing the `tstamp_en` bit in the `CPTS_CONTROL` register the lockup condition is prevented from occurring.

**Workaround(s):**

Ethernet to host timestamps must be disabled.

CPTS Event FIFO timestamping can be used instead of CPTS host timestamps.

**i2402 *CPSW: Ethernet to Host Checksum Offload does not work***

---

**Details:**

Ethernet to Host checksum enable has an issue that will send the CPSW into an unrecoverable error state. Host to Ethernet checksum is not effected by the issue.

**Workaround(s):**

None. `P0_TX_CHKSUM_EN` must not be enabled.

**i2403 *M4 ROM: SBL redundant boot image feature not supported on HSSE devices***

---

**Details:**

SBL redundant boot image feature not supported on HSSE devices

Any corruption on the primary image at the following locations , SBL boot fails to boot from redundant flash region

- Image corruption at middle of the certificate
- Image corruption at end of the certificate
- Image corruption at start of the sbl binary
- Image corruption at middle of the sbl binary
- Image corruption at End of the sbl binary

**Workaround(s):**

None.

**i2404 *MBOX: Race condition in mailbox registers resulting in events miss***

---

**Details:**

Potential race condition in capture registers resulting in events getting lost while other events in the same register are being cleared by writing to the register. Following registers are impacted by this issue:

`MSS_CTRL: *_MBOX_READ_REQ`

`MSS_CTRL: *_MBOX_READ_DONE`

**Workaround(s):**

Read the status(`READ DONE / READ_DONE_REQ`) of the other processor to check any interrupt is in flight before setting up the trigger (`WRITE DONE /READ ACK`) event.

(OR)



**i2404 (continued) MBOX: Race condition in mailbox registers resulting in events miss**

Re-trigger the (WRITE DONE /READ ACK) event if the status (READ DONE / READ\_DONE\_REQ) is not received within the given time.

**i2405 CONTROLSS: Race condition OUTPUT\_XBAR and PWM\_XBAR resulting in event miss**
**Details:**

Potential race condition in capture registers resulting in events getting lost while other events in the same register are being cleared by writing to the register. Following registers are impacted by this issue:

C2K\_PWMXBAR:PWMXBAR\_STATUS

C2K\_OUTPUTXBAR:OUTPUTXBAR\_STATUS

**Workaround(s):**

WA -1 (For event widths > 50ns):

By default, level events (width >50ns) will be captured in "STATUS" Register, while performing "Clr Flag", if any new event from hardware is asserted at the same time, it will be missed in FLAG Register, However, STATUS register does capture such events missed in FLAG register. After completing "Clr FLAG", reading the "STATUS" register allows to capture/process any missed event based on "STATUS" read.

WA-1: ISR Sequence:

Read FLAG Event[x]


Read STATUS, All events

Clr FLAG, Event[x]

Read STATUS, All events

Capture any missing HW event FLAG

If exists, process accordingly



WA -2 (For any event widths):

Enable OUTPUTXBAR with the same events in the ISR and then "Clr PWMXBAR FLAG".


Any missed Hardware event during the same window will be captured in OUTPUTXBAR FLAG". Read the OUTPUTXBAR FLAG and process accordingly

"Clr OUTPUTXBAR FLAG" followed by disable of OUTPUTXBAR in the ISR.



**i2405 (continued) CONTROLSS: Race condition OUTPUT\_XBAR and PWM\_XBAR resulting in event miss**

- WA-2: ISR Sequence:
- Read FLAG Event[x]
  - Read STATUS, All events
  - Enable OutPutxBAR
  - Map Same Events
  - Clr FLAG, Event[x] PWMXBAR
  - Read STATUS
  - Capture any Missing HW event FLAG from OUTPUTXBAR\_FLAG
  - if exists Process accordingly
  - Clr FLAG, Event[y] OutputXBAR



**i2427 RAM SEC can cause Spurious RAM writes resulting in L2 & MBOX memory corruption**

**Details:**

In case when a memory encounters a single-bit error during a RAM read data either due to a read or a partial write transaction, the RAM will enter a state which could lead to a later spurious write to the RAM if the next "memory read" is due to a subsequent partial write transaction. If the "memory read" is instead due to an actual memory read transaction, then the lingering bad internal state would be cleared and there wouldn't be any possibility of a later spurious write. The spurious write would be to the last memory address written prior to the partial write transaction which triggers the spurious write. The issue is only applicable to MBOX & L2.

Figure 3-3 lists possible scenarios where the issue is applicable (Example 1,2,3) and not applicable (Example 4,5,6) for more clarity. Transaction# are for illustration and doesn't necessarily represent the exact cycle each operation occurs. [SEC – Single bit Error Correction, DED – Double Bit Error Detection]

**i2427 (continued) RAM SEC can cause Spurious RAM writes resulting in L2 & MBOX memory corruption**

Ex #	Transaction 1	Transaction 2+N N=0,1,2,3..	Transaction 2+N+1	Transaction 2+N+2
1	Read or Partial Write Addr A (SEC) ← read with SEC	Full Write Addr X ← last write prior to partial write Note: N=0	Partial Write ← Triggers spurious write	Spurious write to Addr X with Transaction 1 corrected read data of Addr A
2	Read or Partial Write Addr A (SEC) ← read with SEC	Full Write Addr B Full Write Addr C Full Write Addr D ← last write prior to partial write Note: N=2	Partial Write ← Triggers spurious write	Spurious write to Addr D with Transaction 1 corrected read data of Addr A
3	Read or Partial Write Addr A (SEC)	Partial Write Addr B Note: N=0	Spurious write to Addr A with Transaction 1 corrected read data of Addr A (Addr A is overwritten with the RAM content prior to the Transaction 1 Partial write)	
4	Read Addr A (SEC)	Partial Write Addr B Note: N=0	No Spurious write to Addr A with Transaction 1 corrected read data of address A (no data corruption)	
5	Read or Partial Write Addr A (SEC)	Read ← Clears bad internal state Note: N=0	No spurious writes with all command combinations in subsequent cycles	
6	Read or Partial Write Addr A (SEC)	Full Write Addr B Note: N=0	Read ← Clears bad internal state	No spurious writes will all command combinations in subsequent cycles

**Figure 3-3.**
**Workaround(s):**

One of the below Options can be used as workaround.

**Option 1:**

Disable ECC, Applicable only for non-safety application.

**Option 2:**

Disallow Partial writes to the memory (only perform full line writes)

In case of L2, if the L2 space is cacheable the core will perform only full line writes and this issue is not applicable.

**Option 3:**

The application can treat all SEC errors like a DED (no correction only detection even in case of single bit error) since there is a possibility of RAM data corruption if application can't control the transactions immediately after a single bit error on a read or partial write transaction.

---

**Note**

Prior statements about using the ECC CTRL - SEC Counter as an indicator of normal SEC issue vs spurious write are NOT VALID. After a spurious write, the ECC CTRL SEC Counter can still be 1.

---

**i2428**
**AES in DTHE generates extra dma request for data\_in at the end of GCM encrypt**
**Details:**

The AES Engine produces an additional dma request for data input at the end of GCM cipher mode of Encryption. This issue only applies to Encryption with AES-GCM mode and it does not apply to AES-GCM Decryption or any other block cipher modes (for example CBC).

The extra DMA request goes away (deasserts) by itself after few cycles without any data written to it.

Depending on how the DMA in the system is set up for AES-GCM mode, the extra DMA request at the end of a packet transfer may cause unintended data transfer on the next packet.

**i2428** (continued) ***AES in DTHE generates extra dma request for data\_in at the end of GCM encrypt***

---

**Workaround(s):** None

**i2433** ***ICSS: Reading the 64-bit IEP timer does not have a lock MSW logic when LSW is read***

---

**Details:**

IEPx 64-bit timestamp can be incorrect when lower 32-bit data is 0xFFFFFFFFC or above (at 250MHz). In this case the upper 32-bit value is updated but lower value is the old number. The issue is seen when IEP counter (IEP\_COUNT\_REG1 : IEP\_COUNT\_REG0) is read back-to-back from ICSS PRU cores.

**Example 1:**

1st read : 0x000000D0(Upper):0xFFFFFFFFC(lower)

2nd read : 0x000000D0(Upper):0x00000028(lower)

**Example 2:**

1st read : 0x000000D7(Upper):0xFFFFFFFFC(lower)

2nd read : 0x000000D7(Upper):0x0000002C(lower)

**Example 3:**

1st read : 0x000000D6(Upper):0xFFFFFFFF0(lower)

2nd read : 0x000000D7(Upper):0xFFFFFFFFC(lower)

As shown above, this leads to timer increment behavior that is non-monotonic or timer differences to be unusually large as in Example 3 . This is due to 1 cycle race condition when loading 64-bit value from IEPx counter.

**Workaround(s):**

Note: these workarounds exist in SDK9.2 and later

Workaround in C for PRU:

```
uint64_t timestamp = (uint64_t) (0x2E0010);
```

/\* Workaround starts here \*/

```
if ((timestamp & 0xFFFFFFFF) >= 0xFFFFFFFF)
{
    timestamp = *(uint64_t*) (0x2E0010); }

```

/\* Workaround ends here \*/

Workaround in assembly for PRU:

```
ldi32 r4, 0xFFFFFFFFC ; 0-4 for 250MHz clock
;load 64-bit timestamp to r2:r3
lbc0 &r2, c26, 0x10, 8
qbg0 skip_iep_read_errata. r2, r4
;re-read IEP if IEP_COUNTER_LOW >= 0xFFFF_FFFC
lbc0 &r2, c26, 0x10, 8
skip_iep_read_errata:

```

**i2433 (continued) ICSS: Reading the 64-bit IEP timer does not have a lock MSW logic when LSW is read**


---

Workaround in C for R5F, A53:

```
uint64_t getIepTimeStamp64 (void)
{
    uint64_t u64Timestamp1 = (volatile uint64_t)(0x300AE010);
    uint64_t u64Timestamp2 = (volatile uint64_t)(0x300AE010);
    if (u64Timestamp2 > u64Timestamp1)
    {
#ifdef __DEBUG
        if (((u64Timestamp2 >> 32)-(u64Timestamp1 >> 32)) == 1)
        {
            /* HW errata fixed due to picking u64Timestamp1*/
            if ((u64Timestamp2 & 0xFFFFFFFF) >= (u64Timestamp1 & 0xFFFFFFFF))

                DebugP_log ("Errata fixed (1): %llx : %llx\r\n",
                    u64Timestamp1, u64Timestamp2);
        }
    }
    return u64Timestamp1;
}
else
{
#ifdef __DEBUG
    if ((u64Timestamp2 & 0xFFFFFFFF) < (u64Timestamp1 & 0xFFFFFFFF))

        /* Adjust the IEP MSW in the case running into HW errata
        */
        DebugP_log ("Errata fixed (2): %llx : %llx\r\n", u64Timestamp1,
            u64Timestamp2);
    }
}
/* HW errata fixed due to picking u64Timestamp2*/
return u64Timestamp2;
}
```

**i2438 CPSW: Host to Ethernet Checksum Generation with VLAN ADD/Remove**


---

**Details:**

When the CPSW host to ethernet checksum generation is enabled on HW and a VLAN tag is added or removed on Ethernet egress, a packet from host to ethernet is corrupted and sent as garbage with a GOOD CRC – which is not acceptable.

**Workaround(s):**

VLAN tags must not be added or removed on Ethernet egress for packets that have a generated checksum.

**i2439 CPSW: Host to Ethernet Timestamp Accuracy Issue**


---

**Details:**

When a packet is sent from the Host to Ethernet with a timestamp to be generated on Ethernet egress, a packet length with 0xD5 in the lower 8-bits results in a timestamp error.

Using timestamp for PTP messages should not be impacted as the PTP messages are usually much shorter than 0xD5 packet length.

**Workaround(s):**

**i2439** (continued)     ***CPSW: Host to Ethernet Timestamp Accuracy Issue***

---

Ethernet timestamp should be enabled only for PTP messages on Host Tx.

## Trademarks

All trademarks are the property of their respective owners.

## 4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

### Changes from September 30, 2023 to May 24, 2024 (from Revision D (September 2023) to Revision E (May 2024))

	Page
• Added Advisory i2393: Granular error status not logged in BUS_SAFETY_ERR registers for the detected faults.....	13
• [i2395] : Removed duplicate workarounds.....	14
• Added Advisory i2427: RAM SEC can cause Spurious RAM writes resulting in L2 & MBOX memory corruption.....	17
• Added Advisory i2428: AES in DTHE generates extra dma request for data_in at the end of GCM encrypt...	18
• Added Advisory i2433: ICSS: Reading the 64-bit IEP timer does not have a lock MSW logic when LSW is read.....	19
• Added Advisory i2438: CPSW: Host to Ethernet Checksum Generation with VLAN ADD/Remove.....	20
• Added Advisory i2439: CPSW: Host to Ethernet Timestamp Accuracy Issue.....	20

## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](#) or other applicable terms available either on [ti.com](https://www.ti.com) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265  
Copyright © 2024, Texas Instruments Incorporated