


# Main 0.8V (6 phases) and 5V TPS62173 provided on TPS53681EVM-002

Revision History				
Rev	ECN #	Approved Date	Approved by	Notes
N/A	N/A	N/A	N/A	N/A



Target Application




Table 9: Power Supply Groupings for Minimum Rails, Mid-/High-Voltage Scenario

Rail Group/Sequence Order	Combined Rails	Nominal Voltage (V)	DC VRM Tolerance <sup>1</sup>	AC Ripple Noise <sup>1</sup>
1	VCCINT, VCC_PMC, VCC_PSLP, VCC_PSFP, VCC_IO, VCC_RAM, VCC_SOC	0.78 or 0.88 <b>now 0.8V</b>	1%	2%, ±25 mV (VCCINT)
2	VCCAUX, VCCAUX_PMC, VCCAUX_SMON (filtered)	1.50	1%	2%

Table 9: Power Supply Groupings for Minimum Rails, Mid-/High-Voltage Scenario (cont'd)

Rail Group/Sequence Order	Combined Rails	Nominal Voltage (V)	DC VRM Tolerance <sup>1</sup>	AC Ripple Noise <sup>1</sup>
3	MGTAVCC	0.88	3%	10mV pk-pk <sup>2</sup>
4	MGTAVCCAUX	1.50	3%	10mV pk-pk <sup>2</sup>
5	MGTAVTT	1.20	3%	10mV pk-pk <sup>2</sup>
6	VCCO (multiple rails)	1 to 3.3	1%	4%

Notes:  
 1. Expressed as ±% from nominal voltage.  
 2. 10 kHz to 80 MHz.

Was tested along with

TPS53681EVM-002 providing 5V startup & main 0.8V



Items in maroon block along with test dynamic loads on this PMP22165 board

Texas Instruments and/or its licensors do not warrant the accuracy or completeness of this specification or any information contained therein. Texas Instruments and/or its licensors do not warrant that this design will meet the specifications, will be suitable for your application or fit for any particular purpose, or will operate in an implementation. Texas Instruments and/or its licensors do not warrant that the design is production worthy. You should completely validate and test your design implementation to confirm the system functionality for your application.

Orderable: <a href="#">ChangeMe in variant</a>	Designed for: <a href="#">Public Release</a>	Mod. Date: 4/21/2020
TID #: N/A	Project Title: <a href="#">Versal Power Delivery</a>	
Number: <a href="#">PMP22165</a>	Rev: A	Sheet Title:
SVN Rev: Not in version control	Assembly Variant: 001	Sheet: 1 of 4
Drawn By:	File: <a href="#">PMP22165_CoverSheet_SchDoc</a>	Size: B
Engineer: <a href="#">Josh Mandelcorn</a>	Contact: <a href="#">http://www.ti.com/support</a>	



for rev A PCB's  
add C218 & C219 on bottom side of board from 3v3 feedthrus near U50 pins 21 & 18 to ground near ground feedthrus under U50



**Power Sequence Zero - always on to BUCK1 3.3V next page**


**power seq. 2 to BUCK2 1.5V next page**

**BUCK3**

**BUCK4**

**BUCK5**

**to BUCK6 1.2V power seq. 5**



These caps must provide close bypass between U50 pin 21 and U50 powerpad

Nov. 22: R65 changed from 100k to 10k

pullups for GPOx pins needed  
reserve CTL4 for programming

CTL6: 5v\_Good turns on BUCK1 3v3

GPO1: BUCK1 good (3v3) turns on main TPS53681 0.8V output

CTL5: 0.8V good from TPS53681 allows BUCK2 1v5 to turn on


BUCK2 1v5 being good allows BUCK5 0v88 to turn on

BUCK5 0v88 being good allows SWA1 1v5 MGTAVAUx to turn on

SWA1 1v5 MGTAVAUx beif good allows BUCK6 1v2 to turn on

BUCK6 1v2 being good allows I/O voltages to turn on: BUCK3 1v1, BUCK4 2v5 and SWB1/2 3v3\_I/O to turn on

April 20, 2020: C472 increased from 0.1uF to 4.7uF 0603 to reduce dynamic undershoot



**Apply 7V to CTL4 for programming and also 7V to IRQB for "burn-in" of program CONTROL I/O's for Programming**

**Power Sequence Zero - always on: 5V\_SU, 3v3\_SU, 5v and 3v3**

These internal voltages will always come up first with 3v3 being last of this group to come up


TPS53681 converter for 0.8V and 5V TPS62173 are on TPS53681EVM-002

**TPS650861 multiple output converter / controller**

Controls 3 outputs with power train next page

Buck converters for 0.88V and two I/O rails

1.5V & 3.3V load switches and 5V & 3.3V Startup LDOs



March 2020: 0v78\_Good is now 0.8V\_Good as main voltage now 800mV

Power Trains of TPS650861 Bucks each ~5A max and  
 Powered off main Vin: 3.3V, 1.5V and 1.2V

Power Sequence Zero - always on

target switching frequency is 1.1 MHz for 1.2V & 1.5V and 1.2MHz for 3.3V




power seq. 2

25% load step & +/-3% window

max ripple 10mV p-p 10 kHz to 80 MHz

power seq. 5 1.2V@4.8A

47uF size 0805 caps have only ~15% reduction of effective cap due to 1.2V bias



Texas Instruments and/or its licensors do not warrant the accuracy or completeness of this specification or any information contained therein. Texas Instruments and/or its licensors do not warrant that this design will meet the specifications, will be suitable for your application or fit for any particular purpose, or will operate in an implementation. Texas Instruments and/or its licensors do not warrant that the design is production worthy. You should completely validate and test your design implementation to confirm the system functionality for your application.

Orderable: ChangeMe in variant	Designed for: Public Release	Mod. Date: 2/17/2020
TID #: N/A	Project Title: Versal Power Delivery	
Number: PMP22165	Rev: A	Sheet Title:
SVN Rev: Not in version control	Assembly Variant: 001	Sheet: 3 of 4
Drawn By:	File: TPS650861_Bucks_SchDoc	Size: B
Engineer: Josh Mandelcorn	Contact: <a href="http://www.ti.com/support">http://www.ti.com/support</a>	







DNP FID1 DNP FID2 DNP FID3


PCB Number: PMP22165  
PCB Rev: A

PCB LOGO  
Texas Instruments






CE Mark  
PCB LOGO  
WEEE logo



optional 5V bias supply and main 800mV (was earlier 780mV) "stand-in" for testing without TPS53681EVM



Jumper J491 thru J496 when testing without TPS53681EVM



ZZ2  
Assembly Note  
These assemblies are ESD sensitive, ESD precautions shall be observed.

ZZ3  
Assembly Note  
These assemblies must be clean and free from flux and all contaminants. Use of no clean flux is not acceptable.

ZZ4  
Assembly Note  
These assemblies must comply with workmanship standards IPC-A-610 Class 2, unless otherwise specified.

LBL1  
PCB Label  
THT-14-423-10  
Size: 0.65" x 0.20"

ZZ1  
Label Assembly Note  
This Assembly Note is for PCB labels only

Texas Instruments and/or its licensors do not warrant the accuracy or completeness of this specification or any information contained therein. Texas Instruments and/or its licensors do not warrant that this design will meet the specifications, will be suitable for your application or fit for any particular purpose, or will operate in an implementation. Texas Instruments and/or its licensors do not warrant that the design is production worthy. You should completely validate and test your design implementation to confirm the system functionality for your application.

Orderable: ChangeMe in variant	Designed for: Public Release	Mod. Date: 4/21/2020
TID #: N/A	Project Title: Versal Power Delivery	
Number: PMP22165	Rev: A	Sheet Title:
SVN Rev: Not in version control	Assembly Variant: 001	Sheet: 4 of 4
Drawn By:	File: PMP22165_Hardware_SchDoc	Size: B
Engineer: Josh Mandelcorn	Contact: http://www.ti.com/support	



## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale ([www.ti.com/legal/termsofsale.html](http://www.ti.com/legal/termsofsale.html)) or other applicable terms available either on [ti.com](http://ti.com) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265  
Copyright © 2020, Texas Instruments Incorporated