



# Block Diagram



Texas Instruments and/or its licensors do not warrant the accuracy or completeness of this specification or any information contained therein. Texas Instruments and/or its licensors do not warrant that this design will meet the specifications, will be suitable for your application or fit for any particular purpose, or will operate in an implementation. Texas Instruments and/or its licensors do not warrant that the design is production worthy. You should completely validate and test your design implementation to confirm the system functionality for your application.

Orderable:	Designed for: Public Release	Mod. Date: 8/31/2022
TID #:	TIDA-010241	Project Title: Flexible FPGA Power
Number:	TIDA-010241   Rev: E1	Sheet Title:
SVN Rev:	Not in version control	Assembly Variant: [No Variations]
Drawn By:	File: Block Diagram.SchDoc	Sheet: 1 of 17
Engineer: Albert Lo	Contact: <a href="http://www.ti.com/support">http://www.ti.com/support</a>	Size: B



These headers and capacitors are not necessary. They were used for the load slammer circuit. The only thing that is needed on this page is the input filter stage.

VOUTA: 0.88V  
IOUTA: 320Adc Max. for 8ph






VOUTB: 1V IOUTB: 160Adc Max. for 4ph

Orderable:	Designed for: Public Release	Mod. Date: 1/26/2022
TID #: TIDA-010241	Project Title: Flexible FPGA Power	
Number: TIDA-010241   Rev: E1	Sheet Title:	
SVN Rev: Not in version control	Assembly Variant: [No Variations]	Sheet: 2 of 17
Drawn By:	File: EVRHC008_Filters.SchDoc	Size: B
Engineer: Albert Lo	Contact: <a href="http://www.ti.com/support">http://www.ti.com/support</a>	




Texas Instruments and/or its licensors do not warrant the accuracy or completeness of this specification or any information contained therein. Texas Instruments and/or its licensors do not warrant that this design will meet the specifications, will be suitable for your application or fit for any particular purpose, or will operate in an implementation. Texas Instruments and/or its licensors do not warrant that the design is production worthy. You should completely validate and test your design implementation to confirm the system functionality for your application.







RAILA: VoutA=0.85V  
 Iout = 180A Max  
 Load step = 75-100  
 Droop(DCLL) = 0 mohm  
 AC+DC ripple = +- 3%  
 Boost voltage = 0.85V  
 RAILA: VoutB=1V  
 IoutB = 50A Max  
 Droop(DCLL) = 0 mohm  
 AC+DC ripple = +- 3%



Only one current sense is needed. Either from the Inductor or from the Shunt Resistor.




These are switches that are not need for enable. This can be driven by a digital pin.



Texas Instruments and/or its licensors do not warrant the accuracy or completeness of this specification or any information contained therein. Texas Instruments and/or its licensors do not warrant that this design will meet the specifications, will be suitable for your application or fit for any particular purpose, or will operate in an implementation. Texas Instruments and/or its licensors do not warrant that the design is production worthy. You should completely validate and test your design implementation to confirm the system functionality for your application.

Orderable:	TIDA-010241	Designed for:	Public Release	Mod. Date:	1/26/2022
TID #:	TIDA-010241	Project Title:	Flexible FPGA Power		
Number:	TIDA-010241	Rev:	E1	Sheet Title:	
SVN Rev:	Not in version control	Assembly Variant:	[No Variations]	Sheet:	3 of 17
Drawn By:		File:	EVRHC008_CONTROLLER_6X6.SchDoc	Size:	B
Engineer:	Albert Lo	Contact:	http://www.ti.com/support	http://www.ti.com	





The 0 Ohms for the ACSP, APWM, and ATAO are optional they do not need to be populated. These are put in place for testing purposes. Same with the test point on the PWM signal


The IOUT and VREF jumper is only needed if you need to test the current capability of the

Texas Instruments and/or its licensors do not warrant the accuracy or completeness of this specification or any information contained therein. Texas Instruments and/or its licensors do not warrant that this design will meet the specifications, will be suitable for your application or fit for any particular purpose, or will operate in an implementation. Texas Instruments and/or its licensors do not warrant that the design is production worthy. You should completely validate and test your design implementation to confirm the system functionality for your application.

Orderable:	TIDA-010241	Designed for: Public Release	Mod. Date: 1/26/2022
TID #:	TIDA-010241	Project Title: Flexible FPGA Power	
Number:	TIDA-010241	Rev: E1	Sheet Title:
SVN Rev:	Not in version control	Assembly Variant: [No Variations]	Sheet: 4 of 17
Drawn By:		File: EVRHC008_VOUT_A_Phases 1-2-3_SchDoc	Size: B
Engineer:	Albert Lo	Contact: <a href="http://www.ti.com/support">http://www.ti.com/support</a>	<a href="http://www.ti.com">http://www.ti.com</a>



©Texas Instruments 2/01




The 0 Ohms for the ACSP, APWM, and ATAO are optional they do not need to be populated. These are put in place for testing purposes. Same with the test point on the PWM signal

The IOUT and VREF jumper is only needed if you need to test the current capability of the

Texas Instruments and/or its licensors do not warrant the accuracy or completeness of this specification or any information contained therein. Texas Instruments and/or its licensors do not warrant that this design will meet the specifications, will be suitable for your application or fit for any particular purpose, or will operate in an implementation. Texas Instruments and/or its licensors do not warrant that the design is production worthy. You should completely validate and test your design implementation to confirm the system functionality for your application.

Orderable:	TIDA-010241	Designed for:	Public Release	Mod. Date:	1/26/2022
TID #:	TIDA-010241	Project Title:	Flexible FPGA Power		
Number:	TIDA-010241	Rev:	E1	Sheet Title:	
SVN Rev:	Not in version control	Assembly Variant:	[No Variations]	Sheet:	5 of 17
Drawn By:		File:	EVRHC008_VOUT_A_Phases 4-5-6.SchDoc	Size:	B
Engineer:	Albert Lo	Contact:	<a href="http://www.ti.com/support">http://www.ti.com/support</a>		







This is the Phase B FETs. If it is not needed, then you don't need to add them to the power design.

Texas Instruments and/or its licensors do not warrant the accuracy or completeness of this specification or any information contained therein. Texas Instruments and/or its licensors do not warrant that this design will meet the specifications, will be suitable for your application or fit for any particular purpose, or will operate in an implementation. Texas Instruments and/or its licensors do not warrant that the design is production worthy. You should completely validate and test your design implementation to confirm the system functionality for your application.




Orderable:	Designed for: Public Release	Mod. Date: 1/26/2022
TID #: TIDA-010241	Project Title: Flexible FPGA Power	
Number: TIDA-010241   Rev: E1	Sheet Title:	
SVN Rev: Not in version control	Assembly Variant: [No Variations]	Sheet: 6 of 17
Drawn By:	File: EVRHC008_VOUT_B_Phases 1-2_SchDoc	Size: B
Engineer: Albert Lo	Contact: <a href="http://www.ti.com/support">http://www.ti.com/support</a>	






Texas Instruments and/or its licensors do not warrant the accuracy or completeness of this specification or any information contained therein. Texas Instruments and/or its licensors do not warrant that this design will meet the specifications, will be suitable for your application or fit for any particular purpose, or will operate in an implementation. Texas Instruments and/or its licensors do not warrant that the design is production worthy. You should completely validate and test your design implementation to confirm the system functionality for your application.

Orderable:	Designed for: Public Release	Mod. Date: 1/26/2022
TID #: TIDA-010241	Project Title: Flexible FPGA Power	
Number: TIDA-010241   Rev: E1	Sheet Title:	
SVN Rev: Not in version control	Assembly Variant: [No Variations]	Sheet: 7 of 17
Drawn By:	File: EVRHC008_Aux Power.SchDoc	Size: B
Engineer: Albert Lo	Contact: <a href="http://www.ti.com/support">http://www.ti.com/support</a>	



Everything on this page is not needed only if you want indicators for enable and PGOOD signals.




Texas Instruments and/or its licensors do not warrant the accuracy or completeness of this specification or any information contained therein. Texas Instruments and/or its licensors do not warrant that this design will meet the specifications, will be suitable for your application or fit for any particular purpose, or will operate in an implementation. Texas Instruments and/or its licensors do not warrant that the design is production worthy. You should completely validate and test your design implementation to confirm the system functionality for your application.

Orderable:	Designed for: Public Release	Mod. Date: 1/26/2022
TID #: TIDA-010241	Project Title: Flexible FPGA Power	
Number: TIDA-010241   Rev: E1	Sheet Title:	
SVN Rev.: Not in version control	Assembly Variant: [No Variations]	Sheet: 8 of 17
Drawn By:	File: EVRHC008_HelperCkts and Indicators.SchDoc   Size: B	http://www.ti.com
Engineer: Albert Lo	Contact: http://www.ti.com/support	





This is the dynamic load for transient testing purposes. This is not needed for the design.




Texas Instruments and/or its licensors do not warrant the accuracy or completeness of this specification or any information contained therein. Texas Instruments and/or its licensors do not warrant that this design will meet the specifications, will be suitable for your application or fit for any particular purpose, or will operate in an implementation. Texas Instruments and/or its licensors do not warrant that the design is production worthy. You should completely validate and test your design implementation to confirm the system functionality for your application.

Orderable:	Designed for: Public Release	Mod. Date: 1/26/2022
TID #: TIDA-010241	Project Title: Flexible FPGA Power	
Number: TIDA-010241   Rev: E1	Sheet Title:	
SVN Rev: Not in version control	Assembly Variant: [No Variations]	Sheet: 9 of 17
Drawn By:	File: EVRHC008_Dynamic Load_SchDoc	Size: B
Engineer: Albert Lo	Contact: <a href="http://www.ti.com/support">http://www.ti.com/support</a>	




© Texas Instruments 2/01



# System Input



# Programming Ribbon Connector





# CTL Inputs



Orderable:	TIDA-010241	Designed for: Public Release	Mod. Date: 11/9/2021
TID #:	TIDA-010241	Project Title: Flexible FPGA Power	
Number:	TIDA-010241	Rev: E1	Sheet Title:
SVN Rev:	Not in version control	Assembly Variant: [No Variations]	Sheet: 10 of 17
Drawn By:		File: TPS6508641 Project: TPS65086.SchDoc	Size: B
Engineer:	Albert Lo	Contact: <a href="http://www.ti.com/support">http://www.ti.com/support</a>	




Texas Instruments and/or its licensors do not warrant the accuracy or completeness of this specification or any information contained therein. Texas Instruments and/or its licensors do not warrant that this design will meet the specifications, will be suitable for your application or fit for any particular purpose, or will operate in an implementation. Texas Instruments and/or its licensors do not warrant that the design is production worthy. You should completely validate and test your design implementation to confirm the system functionality for your application.



Texas Instruments and/or its licensors do not warrant the accuracy or completeness of this specification or any information contained therein. Texas Instruments and/or its licensors do not warrant that this design will meet the specifications, will be suitable for your application or fit for any particular purpose, or will operate in an implementation. Texas Instruments and/or its licensors do not warrant that the design is production worthy. You should completely validate and test your design implementation to confirm the system functionality for your application.

Orderable:	Designed for: Public Release	Mod. Date: 1/31/2022
TID #:	TIDA-010241	Project Title: Flexible FPGA Power
Number:	TIDA-010241   Rev: E1	Sheet Title:
SVN Rev:	Not in version control	Assembly Variant: [No Variations]
Drawn By:	File: TPS6508641 Project: Buck12.SchDoc	Sheet: 11 of 17
Engineer: Albert Lo	Contact: <a href="http://www.ti.com/support">http://www.ti.com/support</a>	Size: B








Texas Instruments and/or its licensors do not warrant the accuracy or completeness of this specification or any information contained therein. Texas Instruments and/or its licensors do not warrant that this design will meet the specifications, will be suitable for your application or fit for any particular purpose, or will operate in an implementation. Texas Instruments and/or its licensors do not warrant that the design is production worthy. You should completely validate and test your design implementation to confirm the system functionality for your application.

Orderable:	Designed for: Public Release	Mod. Date: 9/8/2021
TID #: TIDA-010241	Project Title: Flexible FPGA Power	
Number: TIDA-010241   Rev: E1	Sheet Title:	
SVN Rev: Not in version control	Assembly Variant: [No Variations]	Sheet: 13 of 17
Drawn By:	File: TPS6508641_Project_Buck345_SchDoc	Size: B
Engineer: Albert Lo	Contact: <a href="http://www.ti.com/support">http://www.ti.com/support</a>	




©Texas Instruments 2/01




Texas Instruments and/or its licensors do not warrant the accuracy or completeness of this specification or any information contained therein. Texas Instruments and/or its licensors do not warrant that this design will meet the specifications, will be suitable for your application or fit for any particular purpose, or will operate in an implementation. Texas Instruments and/or its licensors do not warrant that the design is production worthy. You should completely validate and test your design implementation to confirm the system functionality for your application.

Orderable:	Designed for: Public Release	Mod. Date: 9/8/2021
TID #:	TIDA-010241	Project Title: Flexible FPGA Power
Number:	TIDA-010241   Rev: E1	Sheet Title:
SVN Rev:	Not in version control	Assembly Variant: [No Variations]
Drawn By:	File: TPS6508641_Support_Devices_SchDoc	Sheet: 14 of 17
Engineer: Albert Lo	Contact: <a href="http://www.ti.com/support">http://www.ti.com/support</a>	Size: B

## TPS5MD1806: 3.3V and 0.9V output




## TPS5MD1806: 1.8V and 1.2V output



Texas Instruments and/or its licensors do not warrant the accuracy or completeness of this specification or any information contained therein. Texas Instruments and/or its licensors do not warrant that this design will meet the specifications, will be suitable for your application or fit for any particular purpose, or will operate in an implementation. Texas Instruments and/or its licensors do not warrant that the design is production worthy. You should completely validate and test your design implementation to confirm the system functionality for your application.

Orderable:	Designed for Public Release	Mod Date: 9/22/2022
TID #:	TPDA-010241	Project Title: Flexible FPGA Power
Number:	100-010241-1 Rev. E1	Sheet Title:
SVN Rev:	Not in version control	Assembly Variant: (No Variations)
Drawn By:		File: TPS5MD1806RDB_SchDoc
Engineer:	AlbertLo	Contact: http://www.ti.com/tpuport

# TPS5MD1806: Multiphase 5V Output





PCB  
LOGO  
Texas Instruments



PCB  
LOGO  
FCC disclaimer

PCB  
LOGO  
WEEE logo



H1  
NY PMS 440 0025 PH



H3  
NY PMS 440 0025 PH



H5  
NY PMS 440 0025 PH



H7  
NY PMS 440 0025 PH



H2  
1902C



H4  
1902C



H6  
1902C



H8  
1902C

Texas Instruments and/or its licensors do not warrant the accuracy or completeness of this specification or any information contained therein. Texas Instruments and/or its licensors do not warrant that this design will meet the specifications, will be suitable for your application or fit for any particular purpose, or will operate in an implementation. Texas Instruments and/or its licensors do not warrant that the design is production worthy. You should completely validate and test your design implementation to confirm the system functionality for your application.

Orderable:	Designed for: Public Release	Mod. Date: 9/8/2021
TID #:	TIDA-010241	Project Title: Flexible FPGA Power
Number:	TIDA-010241   Rev: E1	Sheet Title:
SVN Rev:	Not in version control	Assembly Variant: [No Variations]   Sheet: 17 of 17
Drawn By:	File: Hardware.SchDoc	Size: B
Engineer: Albert Lo	Contact: <a href="http://www.ti.com/support">http://www.ti.com/support</a>	TEXAS INSTRUMENTS <a href="http://www.ti.com">http://www.ti.com</a> ©Texas Instruments 2/01

## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](#) or other applicable terms available either on [ti.com](http://ti.com) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265  
Copyright © 2022, Texas Instruments Incorporated