

NOTES, UNLESS OTHERWISE SPECIFIED:

1. The netname "P1P2V" represents connection to the +1.2V power plane.
2. The netname "P1P9V" represents connection to the +1.9V power plane.
3. The netname "P3P3V" represents connection to the +3.3V power plane.
4. The netname "P2P5V" represents connection to the +2.5V power plane.
5. The netname "P5V" represents connection to the +5.0V power plane.
6. The netname "P12V" represents connection to the +12.0V power plane.
7. The netname "GND" represents connection to the ground plane.
8. A "Z" suffix on a signal name indicates an active low signal.
9. All components with designators "U*", "Q*", and "D*" are electrostatic discharge sensitive.
10. All components with designators above 500 are mounted solder side of the board.
11. All resistor values are in ohms.
12. All capacitor values in microfarads unless otherwise specified.


COMPUTER GENERATED DRAWING - DO NOT REVISE MANUALLY

REVISIONS			
REV	DESCRIPTION	DATE	APPROVED
A	ECO TIDA-00782 DLPC6401 Reference Design	10/13/2011	

REFERENCE DESIGN

DWN	Roger Perry	DATE	10/13/2011	TEXAS INSTRUMENTS - DLP® Products (C) COPYRIGHT 2014 Texas Instruments Inc. All Rights Reserved	
ENGR	Roger Perry	10/13/2011			
SYS		TITLE	TIDA-00782 DLPC6401 Reference Design		
APVD		DRAWING NO		REV	A
QA		11 x 17	Orcad Capture 16.6	SHEET	1 of 16

BLOCK DIAGRAM



INDEX

- Sheet 1: Cover
- Sheet 2: Block Diagram
- Sheet 3: Front End Interface Connector
- Sheet 4: DLPC6401 Front End Interface
- Sheet 5: DMD Flex Interface
- Sheet 6: DMD Power Supplies
- Sheet 7: Input Power
- Sheet 8: TPS Power Supplies
- Sheet 9: Fans, Light Sensor & EEPROM
- Sheet 10: GPIO, I2C, and LED Control
- Sheet 11: Test Points, JTAG and Reset
- Sheet 12: RS-232, SSP, and USB
- Sheet 13: Flash Memory Interface
- Sheet 14: DPP6401 Power and Bypass Capacitors
- Sheet 15: Power Tree
- Sheet 16: Revision History

TEXAS INSTRUMENTS

(C) COPYRIGHT 2014 TEXAS INSTRUMENTS
ALL RIGHTS RESERVED

DWN
Perry Roger

DATE
10/13/2011

ISSUE DATE
08/31/2015



DRAWING NO

REV


A

SIZE
A3

SHEET 2 OF 16



CCA MOUNTING HOLES



Front End Interface Connector

TEXAS INSTRUMENTS <small>(C) COPYRIGHT 2014 TEXAS INSTRUMENTS ALL RIGHTS RESERVED</small>	DWN Roger Perry	DATE 10/13/2011	DRAWING NO	REV A
	ISSUE DATE 08/31/2015	SIZE A3	SHEET 3 OF 16	

NOTE:


The input data channels can be configured to optimize board layout for each port. Bitwise reordering is not supported.

For example, Y data could be connected to Port A, B, or C. Port configuration is handled in the API Software.

NOTE:

If only one input clock is used, then P1A_CLK should be connected, and P1B_CLK and P1C_CLK should not be connected.



Front End Clocks	
P1A_CLK	P1_CLK
P1B_CLK	P2_CLK
P1C_CLK	P3_CLK
RCK_IN_P	LVDS+ CLK
RCK_IN_N	LVDS- CLK



DPP6401 Front End Interface

TEXAS INSTRUMENTS <small>(C) COPYRIGHT 2014 TEXAS INSTRUMENTS ALL RIGHTS RESERVED</small>	DWN Roger Perry	DATE 10/13/2011	DRAWING NO	REV A
	ISSUE DATE 08/31/2015	SIZE A3	SHEET 4 OF 16	

NOTE:
Place series termination resistors near the ASIC.
These resistors should have 1% tolerance.







DMD BOARD CONNECTOR

DMD Connector Interface


TEXAS INSTRUMENTS	DWN Roger Perry	DATE 10/13/2011	DRAWING NO	REV A
	(C) COPYRIGHT 2014 TEXAS INSTRUMENTS ALL RIGHTS RESERVED		ISSUE DATE 08/31/2015	SIZE A3 SHEET 5 OF 16

Do Not Install Resistor if DMD is mounted




DMD Power Supplies

TEXAS INSTRUMENTS <small>(C) COPYRIGHT 2014 TEXAS INSTRUMENTS ALL RIGHTS RESERVED</small>	DWN Roger Perry	DATE 10/13/2011	DRAWING NO	REV A
	ISSUE DATE 08/31/2015	SIZE A3	SHEET 6 OF 16	




NOTE:
Place crystal circuit and associated
components near ASIC.



Input Power and Oscillator Input

TEXAS INSTRUMENTS	DWN Roger Perry	DATE 10/13/2011	DRAWING NO	REV A
	(C) COPYRIGHT 2014 TEXAS INSTRUMENTS ALL RIGHTS RESERVED		ISSUE DATE 08/31/2015	SIZE A3
			SHEET 7 OF 16	

NOTE:
Place capacitors near IC device.





NOTE:
4.7nF capacitor on EN1 pin causes about 8ms of delay.


NOTE:
10nF capacitor on EN2 pin causes about 16ms of delay.

NOTE:
10nF capacitor on EN3 pin causes about 16ms of delay.

NOTE:
Use 40.2K and 32.4K values for 1.8V operation.
Use 40.2K and 29.4K values for 1.9V operation.







NOTE:
47nF Ct capacitance provides >600us of time delay on RESET output.




IMPORTANT NOTE:
The PCB should be designed such that the specifications are not exceeded when the DDP6401 is operated under the maximum current conditions specified in the DDP6401 datasheet.

TPS Power Supplies

TEXAS INSTRUMENTS <small>(C) COPYRIGHT 2014 TEXAS INSTRUMENTS ALL RIGHTS RESERVED</small>	DWN Roger Perry	DATE 10/13/2011	DRAWING NO	REV A
	ISSUE DATE 08/31/2015	SIZE A3	SHEET 8 OF 16	




Fans, Light Sensor and EEPROM



GPIO, I2C, and LED Control

TEXAS INSTRUMENTS	DWN Roger Perry	DATE 10/13/2011	DRAWING NO	REV A
	(C) COPYRIGHT 2014 TEXAS INSTRUMENTS ALL RIGHTS RESERVED		ISSUE DATE 08/31/2015	SIZE A3
			SHEET 10 OF 16	

MANUAL RESET JUMPER	
INSTALLED	HOLD IN RESET
NOT INSTALLED	NORMAL OPERATION (DEFAULT)





Test Points, ARM Trace JTAG and Reset


TEXAS INSTRUMENTS	DWN Roger Perry	DATE 10/13/2011	DRAWING NO	REV A
	(C) COPYRIGHT 2014 TEXAS INSTRUMENTS ALL RIGHTS RESERVED		ISSUE DATE 08/31/2015	SIZE A3
			SHEET 11 OF 16	

NOTE:
The RS232 interface is used for test interface and debug.
It is not required for production designs.

RS-232 PORT 0





NOTE:
The USB interface is used for test interface, debug and high-speed flash memory programming capability. It is not required for production designs where I2C is the primary communication bus.










RS-232, Synchronous Serial Port, and USB

TEXAS INSTRUMENTS	DWN Roger Perry	DATE 10/13/2011	DRAWING NO	REV A
	(C) COPYRIGHT 2014 TEXAS INSTRUMENTS ALL RIGHTS RESERVED		ISSUE DATE 08/31/2015	SIZE A3
			SHEET 12 OF 16	



Flash Memory Interface

TEXAS INSTRUMENTS <small>(C) COPYRIGHT 2014 TEXAS INSTRUMENTS ALL RIGHTS RESERVED</small>	DWN Roger Perry	DATE 10/13/2011	DRAWING NO	REV A
	ISSUE DATE 08/31/2015	SIZE A3	SHEET 13 OF 16	




DPP6401 Power and Bypass Capacitors

TEXAS INSTRUMENTS	DWN Roger Perry	DATE 10/13/2011	DRAWING NO	REV A
	(C) COPYRIGHT 2014 TEXAS INSTRUMENTS ALL RIGHTS RESERVED		ISSUE DATE 08/31/2015	SIZE A3
			SHEET 14 OF 16	

POWER TREE

TPS Architecture



Power Tree

TEXAS INSTRUMENTS <small>(C) COPYRIGHT 2014 TEXAS INSTRUMENTS ALL RIGHTS RESERVED</small>	DWN Roger Perry	DATE 10/13/2011	DRAWING NO	REV A
	ISSUE DATE 08/31/2015	SIZE A3	SHEET 15 OF 16	

Revision History

Rev. A: Initial Release

Schematic Revision History

TEXAS INSTRUMENTS <small>(C) COPYRIGHT 2014 TEXAS INSTRUMENTS ALL RIGHTS RESERVED</small>	DWN Roger Perry	DATE 10/13/2011	DRAWING NO	REV A
	ISSUE DATE 08/31/2015			

IMPORTANT NOTICE FOR TI REFERENCE DESIGNS

Texas Instruments Incorporated ("TI") reference designs are solely intended to assist designers ("Buyers") who are developing systems that incorporate TI semiconductor products (also referred to herein as "components"). Buyer understands and agrees that Buyer remains responsible for using its independent analysis, evaluation and judgment in designing Buyer's systems and products.

TI reference designs have been created using standard laboratory conditions and engineering practices. **TI has not conducted any testing other than that specifically described in the published documentation for a particular reference design.** TI may make corrections, enhancements, improvements and other changes to its reference designs.

Buyers are authorized to use TI reference designs with the TI component(s) identified in each particular reference design and to modify the reference design in the development of their end products. HOWEVER, NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY THIRD PARTY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT, IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI REFERENCE DESIGNS ARE PROVIDED "AS IS". TI MAKES NO WARRANTIES OR REPRESENTATIONS WITH REGARD TO THE REFERENCE DESIGNS OR USE OF THE REFERENCE DESIGNS, EXPRESS, IMPLIED OR STATUTORY, INCLUDING ACCURACY OR COMPLETENESS. TI DISCLAIMS ANY WARRANTY OF TITLE AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, QUIET ENJOYMENT, QUIET POSSESSION, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS WITH REGARD TO TI REFERENCE DESIGNS OR USE THEREOF. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY BUYERS AGAINST ANY THIRD PARTY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON A COMBINATION OF COMPONENTS PROVIDED IN A TI REFERENCE DESIGN. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, SPECIAL, INCIDENTAL, CONSEQUENTIAL OR INDIRECT DAMAGES, HOWEVER CAUSED, ON ANY THEORY OF LIABILITY AND WHETHER OR NOT TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES, ARISING IN ANY WAY OUT OF TI REFERENCE DESIGNS OR BUYER'S USE OF TI REFERENCE DESIGNS.

TI reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques for TI components are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

Reproduction of significant portions of TI information in TI data books, data sheets or reference designs is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards that anticipate dangerous failures, monitor failures and their consequences, lessen the likelihood of dangerous failures and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in Buyer's safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed an agreement specifically governing such use.

Only those TI components that TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components that have **not** been so designated is solely at Buyer's risk, and Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.