

Layer	Name	Material	Thickness	Constant	Board Layer Stack
1	Top Overlay				
2	Top Solder	Solder Resist	0.40mil	3.5	
3	Top Layer	Copper	1.40mil		
4	Dielectric 1		8.00mil	4.2	
5	U-	Copper	1.40mil		
6	Dielectric 2	FR-4	40.00mil	4.2	
7	U+	Copper	1.40mil		
8	Dielectric 3		8.00mil	4.2	
9	Bottom Layer	Copper	1.40mil		
10	Bottom Solder	Solder Resist	0.40mil	3.5	
11	Bottom Overlay				

DESIGN INFORMATION

MIN. TRACK WIDTH: 8 MIL  
 MIN. CLEARANCE: 0.2 mm  
 MIN. VIA PAD SIZE: 24 MIL

MINIMUM ANNULAR RING 0.05mm (2MIL) EXTERNAL  
 PER IPC-D-275 CLASS 2 LEVEL C  
 REGISTRATION TOLERANCES: METAL +/- 5 MIL, HOLES +/- 3 MIL  
 HOLE SIZE TOLERANCE (UNLESS OTHERWISE SPECIFIED): +/- 3 MIL

MATERIAL:  
 FR-408  FR-4 High Tg  OTHER \_\_\_\_\_

THICKNESS:  62 MIL (1.6mm) +/-10%  OTHER \_\_\_\_\_

TOLERANCE:  ANSI IPC-6012 TYPE 3 CLASS 2  
 OTHER +/- \_\_\_\_\_

BOW & TWIST:  ANSI IPC-6012 TYPE 3 CLASS 2  
 OTHER +/- \_\_\_\_\_

DRILLING:  
 REFERENCE:  AS SHOWN  NC\_DRILL FILES  
 PTH COPPER THICKNESS:  20-30 um  OTHER \_\_\_\_\_

BOARD FINISH:  
 SILKSCREEN:  TOP  BOTTOM  
 SILKSCREEN COLOR:  WHITE  OTHER \_\_\_\_\_  
 SOLDER RESIST COLOR:  GREEN  OTHER \_\_\_\_\_  
 MATTIE  SEMI-GLOSS

SURFACE FINISH:  IMMERSION GOLD (ENIG)  ENEPIG  
 IMM. TIN/SILVER OR EQUIV  OTHER \_\_\_\_\_


ARRAY/PANEL:  CUT AND TRM PER M1 BOARD OUTLINE  
 N.C. ROUTE  V. SCORE

CERTIFICATION: MATERIALS AND WORKMANSHIP FOR ALL PCBs  
 TO MEET OR EXCEED THE REQUIREMENTS OF:  
 ANSI IPC-A-600F CLASS ->  1  2  3  
 RoHS  OTHER PER ORDER

ALL BOARDS MUST MEET OR EXCEED UL94-V0 REQUIREMENTS.  
 PCB MUST BEAR THE UL94V-0 UL REGISTERED MATERIAL ID NUMBER

ADDITIONAL REQUIREMENTS:  
 MICROSECTION:  YES

BARE BOARD ELEC. TEST:  NONE  REQUIRED  PER ORDER  
 XX MIL VIAS REQUIRE NON-CONDUCTIVE FILL AND PLANARIZE  
 XX MIL VIAS REQUIRE CONDUCTIVE FILL AND PLANARIZE  
 OUTER XX MIL TRACES REQUIRE 50 OHM SINGLE-ENDED IMPEDANCE  
 LAYER 2 & 3 (INNER LAYERS) XX MIL WIDE, XX MIL SPACE  
 TRACES REQUIRE 100 OHM DIFFERENTIAL IMPEDANCE



3890.00mil  
 1000.00mil

TIDACBL-0039

COMPONENTS MARKED 'DNP' SHOULD NOT BE ORDERED  
 ASSEMBLY VARIANT: 001

ADDITIONAL INFORMATION: 001

PLTNAME: TIDACBL-0039\_Top Layer Assembly (DNP) (001)  
 GENERATED: 4/22/2013 10:06:00 AM  
 EXIST IN: INSTRUMENTS

Texas Instruments (TI) and/or its licensors do not warrant the accuracy or completeness of this specification or any information contained therein. TI and/or its licensors do not warrant that this design will meet the specifications, will be suitable for your application or fit for any particular purpose, or will operate in an implementation. TI and/or its licensors do not warrant that the design is production worthy. You should completely validate and test your design implementation to confirm the system functionality for your application.

**TEXAS INSTRUMENTS**

PROJECT TITLE:  
 Change in menu Project|Project Options|Parameters

DESIGNED FOR:  
 Public Release

FILE NAME:  
 TIDA-010048\_PCB.PcbDoc

ENGINEER:  
 Ben Su

LAYOUT BY:  
 Who did the Layout?

SCALE: 0.71

ALTIM DESIGNER VERSION:  
 17.1.5.472

Layer	Name	Material	Thickness	Constant	Board Layer Stack
1	Top Overlay				
2	Top Solder	Solder Resist	0.40mil	3.5	
3	Top Layer	Copper	1.40mil		
4	Dielectric 1		8.00mil	4.2	
5	U-	Copper	1.40mil		
6	Dielectric 2	FR-4	40.00mil	4.2	
7	U+	Copper	1.40mil		
8	Dielectric 3		8.00mil	4.2	
9	Bottom Layer	Copper	1.40mil		
10	Bottom Solder	Solder Resist	0.40mil	3.5	
11	Bottom Overlay				

DESIGN INFORMATION

MIN. TRACK WIDTH: 8 MIL  
 MIN. CLEARANCE: 0.2 mm  
 MIN. VIA PAD SIZE: 24 MIL

MINIMUM ANNULAR RING 0.05mm (2MIL) EXTERNAL  
 PER IPC-D-275 CLASS 2 LEVEL C  
 REGISTRATION TOLERANCES: METAL +/- 5 MIL, HOLES +/- 3 MIL  
 HOLE SIZE TOLERANCE (UNLESS OTHERWISE SPECIFIED): +/- 3 MIL

MATERIAL:

FR-408  FR-4 High Tg  OTHER \_\_\_\_\_

THICKNESS:  62 MIL (1.6mm) +/-10%  OTHER \_\_\_\_\_

TOLERANCE:  ANSI IPC-6012 TYPE 3 CLASS 2  
 OTHER +/- \_\_\_\_\_

BOW & TWIST:  ANSI IPC-6012 TYPE 3 CLASS 2  
 OTHER +/- \_\_\_\_\_

DRILLING:

REFERENCE:  AS SHOWN  NC\_DRILL FILES

PTH COPPER THICKNESS:  20-30 um  OTHER \_\_\_\_\_

BOARD FINISH:

SILKSCREEN:  TOP  BOTTOM  
 SILKSCREEN COLOR:  WHITE  OTHER \_\_\_\_\_

SOLDER RESIST COLOR:  GREEN  OTHER \_\_\_\_\_  
 MATTIE  SEMI-GLOSS

SURFACE FINISH:  IMMERSION GOLD (ENIG)  ENEPIG  
 100% TIN/SILVER OR EQUIV  OTHER \_\_\_\_\_

ARRAY/PANEL:  CUT AND TRM PER M1 BOARD OUTLINE  
 N.C. ROUTE  V. SCORE

CERTIFICATION: MATERIALS AND WORKMANSHIP FOR ALL PCBs  
 TO MEET OR EXCEED THE REQUIREMENTS OF:

ANSI IPC-A-600F CLASS ->  1  2  3  
 RoHS  OTHER PER ORDER


ALL BOARDS MUST MEET OR EXCEED UL94-V0 REQUIREMENTS.  
 PCB MUST BEAR THE UL94V-0 UL REGISTERED MATERIAL ID NUMBER

ADDITIONAL REQUIREMENTS:

MICROSECTION:  YES

BARE BOARD ELEC. TEST:  NONE  REQUIRED  PER ORDER

XX MIL VIAS REQUIRE NON-CONDUCTIVE FILL AND PLANARIZE  
 XX MIL VIAS REQUIRE CONDUCTIVE FILL AND PLANARIZE  
 OUTER XX MIL TRACES REQUIRE 50 OHM SINGLE-ENDED IMPEDANCE  
 LAYER 2 & 3 (INNER LAYERS) XX MIL WIDE, XX MIL SPACE  
 TRACES REQUIRE 100 OHM DIFFERENTIAL IMPEDANCE



3890.00mil  
 COMPONENTS MARKED 'DNP' SHOULD NOT BE ORDERED  
 ASSEMBLY VARIANT: 001

ADDITIONAL COMMENTS	BOARD #	DATE	DESIGNER	DESIGN	DATE	DESIGNER	DESIGN
LAYER NAME = <b>Bottom Overlay</b>	TID #:	N/A	AN	#	DIT		
PLTNAME=TEMIUASembl	Drawing#	8120	GENERATED	4/22/2013	06:18	APR	TEXASINSTRUMENTS

Texas Instruments (TI) and/or its licensors do not warrant the accuracy or completeness of this specification or any information contained therein. TI and/or its licensors do not warrant that this design will meet the specifications, will be suitable for your application or fit for any particular purpose, or will operate in an implementation. TI and/or its licensors do not warrant that the design is production worthy. You should completely validate and test your design implementation to confirm the system functionality for your application.

**TEXAS INSTRUMENTS**

PROJECT TITLE:  
 Change in menu Project|Project Options|Parameters

DESIGNED FOR:  
 Public Release

FILE NAME:  
 TIDA-010048\_PCB.PcbDoc

ENGINEER:  
 Ben Su

LAYOUT BY:  
 Who did the Layout?

SCALE: 0.71

ALTIM DESIGNER VERSION:  
 17.1.5.472

Layer	Name	Material	Thickness	Constant	Board Layer Stack
1	Top Overlay				
2	Top Solder	Solder Resist	0.40mil	3.5	
3	Top Layer	Copper	1.40mil		
4	Dielectric 1		8.00mil	4.2	
5	U-	Copper	1.40mil		
6	Dielectric 2	FR-4	40.00mil	4.2	
7	U+	Copper	1.40mil		
8	Dielectric 3		8.00mil	4.2	
9	Bottom Layer	Copper	1.40mil		
10	Bottom Solder	Solder Resist	0.40mil	3.5	
11	Bottom Overlay				

DESIGN INFORMATION

MIN. TRACK WIDTH: 8 MIL  
 MIN. CLEARANCE: 0.2 mm  
 MIN. VIA PAD SIZE: 24 MIL

MINIMUM ANNULAR RING 0.05mm (2MIL) EXTERNAL  
 PER IPC-D-275 CLASS 2 LEVEL C  
 REGISTRATION TOLERANCES: METAL +/- 5 MIL, HOLES +/- 3 MIL  
 HOLE SIZE TOLERANCE (UNLESS OTHERWISE SPECIFIED): +/- 3 MIL

MATERIAL:  
 FR-40B  FR-4 High Tg  OTHER \_\_\_\_\_

THICKNESS:  62 MIL (1.6mm) +/-10%  OTHER \_\_\_\_\_

TOLERANCE:  ANSI IPC-6012 TYPE 3 CLASS 2  
 OTHER +/- \_\_\_\_\_

BOW & TWIST:  ANSI IPC-6012 TYPE 3 CLASS 2  
 OTHER +/- \_\_\_\_\_

DRILLING:  
 REFERENCE:  AS SHOWN  NC\_DRILL FILES  
 PTH COPPER THICKNESS:  20-30 um  OTHER \_\_\_\_\_

BOARD FINISH:  
 SILKSCREEN:  TOP  BOTTOM  
 SILKSCREEN COLOR:  WHITE  OTHER \_\_\_\_\_  
 SOLDER RESIST COLOR:  GREEN  OTHER \_\_\_\_\_  
 MATTIE  SEMI-GLOSS

SURFACE FINISH:  IMMERSION GOLD (ENIG)  ENEPIG  
 IMM. TIN/SILVER OR EQUIV  OTHER \_\_\_\_\_


ARRAY/PANEL:  CUT AND TRM PER M1 BOARD OUTLINE  
 N.C. ROUTE  V. SCORE

CERTIFICATION: MATERIALS AND WORKMANSHIP FOR ALL PCBs  
 TO MEET OR EXCEED THE REQUIREMENTS OF:  
 ANSI IPC-A-600F CLASS ->  1  2  3  
 RoHS  OTHER PER ORDER

ALL BOARDS MUST MEET OR EXCEED UL94-V0 REQUIREMENTS.  
 PCB MUST BEAR THE UL94V-0 UL REGISTERED MATERIAL ID NUMBER

ADDITIONAL REQUIREMENTS:  
 MICROSECTION:  YES

BARE BOARD ELEC. TEST:  NONE  REQUIRED  PER ORDER  
 XX MIL VIAS REQUIRE NON-CONDUCTIVE FILL AND PLANARIZE  
 XX MIL VIAS REQUIRE CONDUCTIVE FILL AND PLANARIZE  
 OUTER XX MIL TRACES REQUIRE 50 OHM SINGLE-ENDED IMPEDANCE  
 LAYER 2 & 3 (INNER LAYERS) XX MIL WIDE, XX MIL SPACE  
 TRACES REQUIRE 100 OHM DIFFERENTIAL IMPEDANCE



3890.00mil  
 COMPONENTS MARKED 'DNP' SHOULD NOT BE ORDERED  
 ASSEMBLY VARIANT: 001

ADDITIONAL COMMENTS: NONE	BOARD: 0101A010048	DATE: 06/20/2013	DESIGNER: BEN SU	PROJECT: TIDA-010048
LAYER NAME = <b>Bottom Overlay</b>	TID #: N/A	#: 011		
PLTNAME: TIDA-010048_PcbDoc	GENERATED: 06/20/2013 10:36 AM	DESIGNER: BEN SU	PROJECT: TIDA-010048	

Texas Instruments (TI) and/or its licensors do not warrant the accuracy or completeness of this specification or any information contained therein. TI and/or its licensors do not warrant that this design will meet the specifications, will be suitable for your application or fit for any particular purpose, or will operate in an implementation. TI and/or its licensors do not warrant that the design is production worthy. You should completely validate and test your design implementation to confirm the system functionality for your application.

**TEXAS INSTRUMENTS**

PROJECT TITLE:  
 Change in menu Project\Project Options\Parameters

DESIGNED FOR:  
 Public Release

FILE NAME:  
 TIDA-010048\_PCB.PcbDoc

ENGINEER:  
 Ben Su

LAYOUT BY:  
 Who did the Layout?

SCALE: 0.71

ALTIM DESIGNER VERSION:  
 17.1.5.472

Layer	Name	Material	Thickness	Constant	Board Layer Stack
1	Top Overlay				
2	Top Solder	Solder Resist	0.40mil	3.5	
3	Top Layer	Copper	1.40mil		
4	Dielectric 1		8.00mil	4.2	
5	U-	Copper	1.40mil		
6	Dielectric 2	FR-4	40.00mil	4.2	
7	U+	Copper	1.40mil		
8	Dielectric 3		8.00mil	4.2	
9	Bottom Layer	Copper	1.40mil		
10	Bottom Solder	Solder Resist	0.40mil	3.5	
11	Bottom Overlay				

DESIGN INFORMATION

MIN. TRACK WIDTH: 8 MIL  
 MIN. CLEARANCE: 0.2 mm  
 MIN. VIA PAD SIZE: 24 MIL

MINIMUM ANNULAR RING 0.05mm (2MIL) EXTERNAL  
 PER IPC-D-275 CLASS 2 LEVEL C  
 REGISTRATION TOLERANCES: METAL +/- 5 MIL, HOLES +/- 3 MIL  
 HOLE SIZE TOLERANCE (UNLESS OTHERWISE SPECIFIED): +/- 3 MIL

MATERIAL:  
 FR-408  FR-4 High Tg  OTHER \_\_\_\_\_

THICKNESS:  62 MIL (1.6mm) +/-10%  OTHER \_\_\_\_\_

TOLERANCE:  ANSI IPC-6012 TYPE 3 CLASS 2  
 OTHER +/- \_\_\_\_\_

BOW & TWIST:  ANSI IPC-6012 TYPE 3 CLASS 2  
 OTHER +/- \_\_\_\_\_

DRILLING:  
 REFERENCE:  AS SHOWN  NC\_DRILL FILES  
 PTH COPPER THICKNESS:  20-30 um  OTHER \_\_\_\_\_

BOARD FINISH:  
 SILKSCREEN:  TOP  BOTTOM  
 SILKSCREEN COLOR:  WHITE  OTHER \_\_\_\_\_  
 SOLDER RESIST COLOR:  GREEN  OTHER \_\_\_\_\_  
 MATTIE  SEMI-GLOSS

SURFACE FINISH:  IMMERSION GOLD (ENIG)  ENEPIG  
 IMM. TIN/SILVER OR EQUIV  OTHER \_\_\_\_\_


ARRAY/PANEL:  CUT AND TRM PER M1 BOARD OUTLINE  
 N.C. ROUTE  V. SCORE

CERTIFICATION: MATERIALS AND WORKMANSHIP FOR ALL PCBs  
 TO MEET OR EXCEED THE REQUIREMENTS OF:  
 ANSI IPC-A-600F CLASS ->  1  2  3  
 RoHS  OTHER PER ORDER

ALL BOARDS MUST MEET OR EXCEED UL94-V0 REQUIREMENTS.  
 PCB MUST BEAR THE UL94V-0 UL REGISTERED MATERIAL ID NUMBER

ADDITIONAL REQUIREMENTS:  
 MICROSECTION:  YES

BARE BOARD ELEC. TEST:  NONE  REQUIRED  PER ORDER  
 XX MIL VIAS REQUIRE NON-CONDUCTIVE FILL AND PLANARIZE  
 XX MIL VIAS REQUIRE CONDUCTIVE FILL AND PLANARIZE  
 OUTER XX MIL TRACES REQUIRE 50 OHM SINGLE-ENDED IMPEDANCE  
 LAYER 2 & 3 (INNER LAYERS) XX MIL WIDE, XX MIL SPACE  
 TRACES REQUIRE 100 OHM DIFFERENTIAL IMPEDANCE



## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale ([www.ti.com/legal/termsofsale.html](http://www.ti.com/legal/termsofsale.html)) or other applicable terms available either on [ti.com](http://ti.com) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265  
Copyright © 2019, Texas Instruments Incorporated