

A

B

C

D

- Z21 ■ Install label in silkscreened box after final wash. Text shall be 8 pt font. Text shall be per the Label Table in the PDF schematic.
- Z22 ■ These assemblies are ESD sensitive, ESD precautions shall be observed.
- Z23 ■ These assemblies must be clean and free from flux and all contaminants. Use of no clean flux is not acceptable.
- Z24 ■ These assemblies must comply with workmanship standards IPC-A-610 Class 2, unless otherwise specified.

Layer	Name	Material	Thickness	Constant	Board Layer Stack
1	Top Overlay				
2	Top Solder	Solder Resist	0.40mil	3.5	
3	Top Layer	Copper	1.40mil		
4	Dielectric 1	FR-4 High Tg	20.00mil	4.2	
5	GND	Copper	1.40mil		
6	Dielectric2	FR-4 High Tg	17.00mil	4.8	
7	PWR	Copper	1.40mil		
8	Dielectric 3	FR-4 High Tg	20.00mil	4.2	
9	Bottom Layer	Copper	1.40mil		
10	Bottom Solder	Solder Resist	0.40mil	3.5	
11	Bottom Overlay				

ALL VIAS ARE TENTED EXCEPT THERMAL VIAS
THIS IS NOT AN IMPEDENCE CONTROLLED BOARD

DESIGN INFORMATION	
MIN. TRACK WIDTH:	<u>8</u> MIL
MIN. CLEARANCE:	<u>6</u> MIL
MIN. VIA PAD SIZE:	<u>12</u> MIL
MINIMUM ANNULAR RING 5.90 MIL EXTERNAL PER IPC-D-275 CLASS 2 LEVEL C	
REGISTRATION TOLERANCES: METAL +/- <u>5</u> MIL, HOLES +/- <u>3</u> MIL	
HOLE SIZE TOLERANCE (UNLESS OTHERWISE SPECIFIED): +/- <u>3</u> MIL	
MATERIAL:	
<input type="checkbox"/> FR-408 <input checked="" type="checkbox"/> FR-4 High Tg <input type="checkbox"/> OTHER _____	
THICKNESS: <input checked="" type="checkbox"/> 63 MIL (1.6mm) +/-10% <input type="checkbox"/> OTHER _____	
TOLERANCE: <input checked="" type="checkbox"/> ANSI IPC-6012 TYPE 3 CLASS 2 <input type="checkbox"/> OTHER +/- _____	
BOW & TWIST: <input checked="" type="checkbox"/> ANSI IPC-6012 TYPE 3 CLASS 2 <input type="checkbox"/> OTHER +/- _____	
DRILLING:	
REFERENCE: <input checked="" type="checkbox"/> AS SHOWN <input checked="" type="checkbox"/> NC_DRILL FILES	
PTH COPPER THICKNESS: <input checked="" type="checkbox"/> 20-30 um <input type="checkbox"/> OTHER _____	
BOARD FINISH:	
SILKSCREEN: <input checked="" type="checkbox"/> TOP <input checked="" type="checkbox"/> BOTTOM	
SILKSCREEN COLOR: <input checked="" type="checkbox"/> WHITE <input type="checkbox"/> OTHER _____	
SOLDER RESIST COLOR: <input checked="" type="checkbox"/> GREEN <input type="checkbox"/> OTHER _____ <input type="checkbox"/> MATTE <input type="checkbox"/> SEMI-GLOSS	
SURFACE FINISH: <input checked="" type="checkbox"/> IMMERSION GOLD (ENIG) <input type="checkbox"/> ENEPIG <input type="checkbox"/> IMM. TIN/SILVER OR EQUIV <input type="checkbox"/> OTHER _____	
ARRAY/PANEL: <input type="checkbox"/> CUT AND TRIM PER M1 BOARD OUTLINE <input type="checkbox"/> N.C. ROUTE <input checked="" type="checkbox"/> V. SCORE	
CERTIFICATION: MATERIALS AND WORKMANSHIP FOR ALL PCBs TO MEET OR EXCEED THE REQUIREMENTS OF: <input checked="" type="checkbox"/> ANSI IPC-A-600F CLASS -> <input type="checkbox"/> 1 <input checked="" type="checkbox"/> 2 <input type="checkbox"/> 3 <input checked="" type="checkbox"/> RoHS <input type="checkbox"/> OTHER PER ORDER	
ALL BOARDS MUST MEET OR EXCEED UL94-V0 REQUIREMENTS. PCB MUST BEAR THE UL94V-0 UL REGISTERED MATERIAL ID NUMBER	
ADDITIONAL REQUIREMENTS:	
MICROSECTION: <input type="checkbox"/> YES	
BARE BOARD ELEC. TEST: <input type="checkbox"/> NONE <input checked="" type="checkbox"/> REQUIRED <input type="checkbox"/> PER ORDER	
<input type="checkbox"/> XX MIL VIAS REQUIRE NON-CONDUCTIVE FILL AND PLANARIZE	
<input type="checkbox"/> XX MIL VIAS REQUIRE CONDUCTIVE FILL AND PLANARIZE	
<input type="checkbox"/> OUTER XX MIL TRACES REQUIRE 50 OHM SINGLE-ENDED IMPEDANCE	
<input type="checkbox"/> LAYER 2 & 3 (INNER LAYERS) XX MIL WIDE, XX MIL SPACE TRACES REQUIRE 100 OHM DIFFERENTIAL IMPEDANCE	



PROJECT TITLE:
TIDA-00420_BIM_ADS7128

DESIGNED FOR:
PUBLIC RELEASE


FILE NAME:
TIDA-00420_BIM_ADS7128.PcbDoc

ENGINEER:
SREENIVASA KALLIKUPPA

LAYOUT BY:
Avinash N

SCALE: 1.00

ALTUM DESIGNER VERSION:
18.1.9.240



COMPONENTS MARKED "DNP" SHOULD NOT BE POPULATED.

ASSEMBLY UNITS:

(No Variations)

037AJJAP01 38 T01 CLASS08 19401 0338W1 87163000000

0201010101 0101

171010101 Y_0103000

ALL ARTWORK VIEWED FROM TOP SIDE	C3	BOARD #:	TIDA-00420_BIM_ADS7128	REV:	E2	SUN REV: Not In Version Control
LAYER NAME = Bottom		TID #:	00420			
PLOT NAME = Multilayer Composite Print		GENERATED:	3/8/2021 4:05:32 PM			TEXAS INSTRUMENTS

Texas Instruments (TI) and/or its licensors do not warrant the accuracy or completeness of this specification or any information contained therein. TI and/or its licensors do not warrant that this design will meet the specifications, will be suitable for your application or fit for any particular purpose, or will operate in an implementation. TI and/or its licensors do not warrant that the design is production worthy. You should completely validate and test your design implementation to confirm the system functionality for your application.

A

B

C

D

1

2

3

4

5

6