Product details

Sample rate (max) (Msps) 200 Resolution (Bits) 11 Number of input channels 2 Interface type Parallel CMOS, Parallel LVDS Analog input BW (MHz) 600 Features High Performance Rating Catalog Peak-to-peak input voltage range (V) 2 Power consumption (typ) (mW) 505 Architecture Pipeline SNR (dB) 66.8 ENOB (Bits) 10.7 SFDR (dB) 84 Operating temperature range (°C) -40 to 85 Input buffer No
Sample rate (max) (Msps) 200 Resolution (Bits) 11 Number of input channels 2 Interface type Parallel CMOS, Parallel LVDS Analog input BW (MHz) 600 Features High Performance Rating Catalog Peak-to-peak input voltage range (V) 2 Power consumption (typ) (mW) 505 Architecture Pipeline SNR (dB) 66.8 ENOB (Bits) 10.7 SFDR (dB) 84 Operating temperature range (°C) -40 to 85 Input buffer No
VQFN (RGC) 64 81 mm² (9 mm × 9 mm)
  • Maximum Sample Rate: 200MSPS
  • High Dynamic Performance:
    • 83dBc SFDR at 140MHz
    • 72.5dBFS SNR with 60MHz BW Using SNRBoost3G Technology
  • SNRBoost3G Highlights:
    • Supports Wide Bandwidth (up to 60MHz)
    • Programmable Bandwidths:
      20MHz, 30MHz, and 40MHz
    • Flat Noise Floor within the Band
    • Independent SNRBoost3G Coefficients for Both Channels
  • Output Interface:
    • Double Data Rate (DDR) LVDS with Programmable Swing and Strength:
      • Standard Swing: 350mV
      • Low Swing: 200mV
      • Default Strength: 100Ω termination
      • 2× Strength: 50Ω termination
    • Compatible with GC6016
    • 1.8V Parallel CMOS Interface Also Supported
  • Ultralow Power with Single 1.8V Supply:
    • 470mW Total Power
    • 710mW Total Power (200MSPS) with SNRBoost3G on Both Channels
  • Programmable Gain up to 6dB for
    SNR/SFDR Trade-off
  • DC Offset Correction
  • Supports Low Input Clock Amplitude
  • Package: QFN-64 (9mm × 9mm)

PowerPAD is a trademark of Texas Instruments Incorporated.
All other trademarks are the property of their respective owners

  • Maximum Sample Rate: 200MSPS
  • High Dynamic Performance:
    • 83dBc SFDR at 140MHz
    • 72.5dBFS SNR with 60MHz BW Using SNRBoost3G Technology
  • SNRBoost3G Highlights:
    • Supports Wide Bandwidth (up to 60MHz)
    • Programmable Bandwidths:
      20MHz, 30MHz, and 40MHz
    • Flat Noise Floor within the Band
    • Independent SNRBoost3G Coefficients for Both Channels
  • Output Interface:
    • Double Data Rate (DDR) LVDS with Programmable Swing and Strength:
      • Standard Swing: 350mV
      • Low Swing: 200mV
      • Default Strength: 100Ω termination
      • 2× Strength: 50Ω termination
    • Compatible with GC6016
    • 1.8V Parallel CMOS Interface Also Supported
  • Ultralow Power with Single 1.8V Supply:
    • 470mW Total Power
    • 710mW Total Power (200MSPS) with SNRBoost3G on Both Channels
  • Programmable Gain up to 6dB for
    SNR/SFDR Trade-off
  • DC Offset Correction
  • Supports Low Input Clock Amplitude
  • Package: QFN-64 (9mm × 9mm)

PowerPAD is a trademark of Texas Instruments Incorporated.
All other trademarks are the property of their respective owners

The ADS58C28 is a dual-channel, 11-bit analog-to-digital converter (ADC) with sampling rates up to 200MSPS. The device uses innovative design techniques to achieve high dynamic performance, while consuming extremely low power at 1.8V supply. This architecture makes it well-suited for multi-carrier, wide bandwidth communications applications.

The ADS58C28 uses third-generation SNRBoost3G technology to overcome SNR limitation as a result of quantization noise (for bandwidths less than Nyquist, fS/2). Enhancements in the SNRBoost3G technology allow support for SNR improvements over wide bandwidths (up to 60MHz). In addition, separate SNRBoost3G coefficients can also be programmed for each channel.

The device has a digital gain function that can be used to improve SFDR performance at lower full-scale input ranges. It includes a dc offset correction loop that can be used to cancel the ADC offset. The digital outputs of all channels are output as double data rate (DDR) low-voltage differential signaling (LVDS) together with an LVDS clock output. The low data rate of this interface (400MBPS at 200MSPS sample rate) makes it possible to use low-cost field-programmable gate array (FPGA)-based receivers. The strength of the LVDS output buffers can be increased to support 50Ω differential termination. This increase allows the output clock signal to be connected to two separate receiver chips with an effective 50Ω termination (such as the two clock ports of the GC5330). The same digital output pins can also be configured as a parallel 1.8V CMOS interface.

The device includes internal references while the traditional reference pins and associated decoupling capacitors have been eliminated. The ADS58C28 is specified over the industrial temperature range (–40°C to +85°C).

The ADS58C28 is a dual-channel, 11-bit analog-to-digital converter (ADC) with sampling rates up to 200MSPS. The device uses innovative design techniques to achieve high dynamic performance, while consuming extremely low power at 1.8V supply. This architecture makes it well-suited for multi-carrier, wide bandwidth communications applications.

The ADS58C28 uses third-generation SNRBoost3G technology to overcome SNR limitation as a result of quantization noise (for bandwidths less than Nyquist, fS/2). Enhancements in the SNRBoost3G technology allow support for SNR improvements over wide bandwidths (up to 60MHz). In addition, separate SNRBoost3G coefficients can also be programmed for each channel.

The device has a digital gain function that can be used to improve SFDR performance at lower full-scale input ranges. It includes a dc offset correction loop that can be used to cancel the ADC offset. The digital outputs of all channels are output as double data rate (DDR) low-voltage differential signaling (LVDS) together with an LVDS clock output. The low data rate of this interface (400MBPS at 200MSPS sample rate) makes it possible to use low-cost field-programmable gate array (FPGA)-based receivers. The strength of the LVDS output buffers can be increased to support 50Ω differential termination. This increase allows the output clock signal to be connected to two separate receiver chips with an effective 50Ω termination (such as the two clock ports of the GC5330). The same digital output pins can also be configured as a parallel 1.8V CMOS interface.

The device includes internal references while the traditional reference pins and associated decoupling capacitors have been eliminated. The ADS58C28 is specified over the industrial temperature range (–40°C to +85°C).

Download View video with transcript Video

Technical documentation

No results found. Please clear your search and try again.
View all 12
Top documentation Type Title Format options Date
* Data sheet Dual Channel IF Receiver with SNRBoost3G datasheet (Rev. B) Oct 29, 2010
Application note Band-Pass Filter Design Techniques for High-Speed ADCs Feb 27, 2012
Application note High-Speed, Analog-to-Digital Converter Basics Jan 11, 2012
Application note Power Supply Design for the ADS41xx (Rev. A) Dec 29, 2011
Application note Understanding Low-Amplitude Behavior of 11-bit ADCs Oct 22, 2011
Application note Driving High-Speed ADCs: Circuit Topologies and System-Level Parameters (Rev. A) Sep 10, 2010
Application note Using Windowing With SNRBoost 3G Technology Aug 30, 2010
Application note Smart Selection of ADC/DAC Enables Better Design of Software-Defined Radio Apr 28, 2009
Application note CDCE62005 as Clock Solution for High-Speed ADCs Sep 4, 2008
Application note CDCE72010 as a Clocking Solution for High-Speed Analog-to-Digital Converters Jun 8, 2008
Application note Phase Noise Performance and Jitter Cleaning Ability of CDCE72010 Jun 2, 2008
Application note QFN Layout Guidelines Jul 28, 2006

Design & development

For additional terms or required resources, click any title below to view the detail page where available.

Evaluation board

ADS58C28EVM — ADS58C28 Dual-Channel, 11-Bit, 200-MSPS Analog-to-Digital Converter Evaluation Module

The ADS58C28EVM is a circuit board that allows designers to evaluate the performance of Texas Instruments' ADS58C28 device, a dual channel 11-bit 200 MSPS analog to digital converter featuring TI's SNRBoost technology. The ADC EVM features a DDR LVDS data output which is compatible with TI's (...)

User guide: PDF
Supported products & hardware
In stock
Limit:
??asset.out-of-stock-ti_en_US??
Not available
GUI for evaluation module (EVM)

ADS58C28SPIGUI-SW — ADS42xxx SPI GUI

ADS58C28SPIGUI-SW is the installation package for ADS58C28_ADS42xx_GUI which is used to access or write internal registers of ADS58C28 through an on-board USB port.
Supported products & hardware
GUI for evaluation module (EVM)

DATACONVERTERPRO-SW — High Speed Data Converter Pro GUI Installer, v5.31

This high-speed data converter pro GUI is a PC (Windows® XP/7/10 compatible) program designed to aid in evaluation of most TI high-speed data converter [analog-to-digital converter (ADC) and digital-to-analog converter (DAC)] and analog front-end (AFE) platforms. Designed to support the entire (...)

Supported products & hardware
Support software

SBAC120 — TIGAR Support Files

Supported products & hardware
Calculation tool

ANALOG-ENGINEER-CALC — PC software analog engineer's calculator

The analog engineer’s calculator is designed to speed up many of the repetitive calculations that analog circuit design engineers use on a regular basis. This PC-based tool provides a graphical interface with a list of various common calculations ranging from setting operational-amplifier (...)

Supported products & hardware
Calculation tool

JITTER-SNR-CALC — Jitter and SNR calculator

JITTER-SNR-CALC can be used for calculating theoretical Signal to Noise (SNR) performance of ADCs based on input frequency and clock jitter.

Supported products & hardware
Design tool

SBAC119 — TIGAR (Texas Instruments Graphical Evaluation of ADC Response Tool)

Supported products & hardware
Package Pins CAD symbols, footprints & 3D models
VQFN (RGC) 64 Ultra Librarian

Ordering & quality

Support & training

TI E2E™ forums with technical support from TI engineers

Content is provided "as is" by TI and community contributors and does not constitute TI specifications. See terms of use.

If you have questions about quality, packaging or ordering TI products, see TI support. ​​​​​​​​​​​​​​

Videos