The SN74ACT165 contains eight shift registers with asynchronous parallel input loading. Serial data input allows for daisy-chaining. Added clock inhibit and inverted output pins provide flexibility for system design.
| Top documentation | Type | Title | Format options | Date |
|---|---|---|---|---|
| * | Data sheet | SN74ACT165 8-Bit Parallel-Load Shift Registers with TTL-Compatible Inputs datasheet | PDF | HTML | Sep 8, 2025 |
For additional terms or required resources, click any title below to view the detail page where available.
The 14-24-LOGIC-EVM evaluation module (EVM) is designed to support any logic device that is in a 14-pin to 24-pin D, DW, DB, NS, PW, DYY or DGV package,
14-24-NL-LOGIC-EVM is a flexible evaluation module (EVM) designed to support any logic or translation device that has a 14-pin to 24-pin BQA, BQB, RGY, RSV, RJW or RHL package.
| Package | Pins | CAD symbols, footprints & 3D models |
|---|---|---|
| WQFN (BQB) | 16 | Ultra Librarian |
| TSSOP (PW) | 16 | Ultra Librarian |
Content is provided "as is" by TI and community contributors and does not constitute TI specifications. See terms of use.
If you have questions about quality, packaging or ordering TI products, see TI support.