The SN74LV6T06-Q1 device
contains six independent inverters with open-drain outputs. Each inverter performs
the Boolean function Y = A in positive logic.
The input is designed with a lower
threshold circuit to support up translation for lower voltage CMOS inputs (for
example, 1.2 V input to 1.8 V output or 1.8 V input to 3.3 V output). In addition,
the 5-V tolerant input pins enable down translation (for example, 3.3 V to 2.5 V
output).
The SN74LV6T06-Q1 device
contains six independent inverters with open-drain outputs. Each inverter performs
the Boolean function Y = A in positive logic.
The input is designed with a lower
threshold circuit to support up translation for lower voltage CMOS inputs (for
example, 1.2 V input to 1.8 V output or 1.8 V input to 3.3 V output). In addition,
the 5-V tolerant input pins enable down translation (for example, 3.3 V to 2.5 V
output).