Select a version

Select a version

No results found. Please clear your search and try again.

ADS127L18-FPGA-EXAMPLE-CODE

ADS127L18 example FPGA code

Select a version
No results found. Please clear your search and try again.
Latest version
Version: 1.0.0
Release date: Nov 7, 2024
download

ADS127L18 example Verilog code  — 0 K

Github™
Products
Precision ADCs
ADS127L18 — Eight-channel, simultaneous-sampling, 512-kSPS, wideband 24-bit delta-sigma ADC

Release Information

Example FPGA code for ADS127L18 data port

This is an example of how to latch data from the ADS127L18 frame-sync data port that outputs the channel conversion data. The data port is a synchronous, read-only interface with synchronized output clock signals (FSYNC and DCLK) and channel data (DOUTx). This Verilog module captures and splits the continuous 1/2/4/8 lane data (including STATUS and CRC bytes if enabled) into eight separate channels and latches the data between frames.